亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

Step-Up

  • 單片機外圍線路設計

    當拿到一張CASE單時,首先得確定的是能用什么母體才能實現此功能,然后才能展開對外圍硬件電路的設計,因此首先得了解每個母體的基本功能及特點,下面大至的介紹一下本公司常用的IC:單芯片解決方案• SN8P1900 系列–  高精度 16-Bit  模數轉換器–  可編程運算放大器 (PGIA)•  信號放大低漂移: 2V•  放大倍數可編程: 1/16/64/128  倍–  升壓- 穩壓調節器 (Charge-Pump Regulator)•  電源輸入: 2.4V ~ 5V•  穩壓輸出: e.g. 3.8V at SN8P1909–  內置液晶驅動電路 (LCD Driver)–  單芯片解決方案 •  耳溫槍  SN8P1909 LQFP 80 Pins• 5000 解析度量測器 SN8P1908 LQFP 64 Pins•  體重計  SN8P1907 SSOP 48 Pins單芯片解決方案• SN8P1820 系列–  精確的12-Bit  模數轉換器–  可編程運算放大器 (PGIA)• Gain Stage One: Low Offset 5V, Gain: 16/32/64/128• Gain Stage One: Low Offset 2mV, Gain: 1.3 ~ 2.5–  升壓- 穩壓調節器•  電源輸入: 2.4V ~ 5V•  穩壓輸出: e.g. 3.8V at SN8P1829–  內置可編程運算放大電路–  內置液晶驅動電路 –  單芯片解決方案 •  電子醫療器 SN8P1829 LQFP 80 Pins 高速/低功耗/高可靠性微控制器• 最新SN8P2000 系列– SN8P2500/2600/2700 系列– 高度抗交流雜訊能力• 標準瞬間電壓脈沖群測試 (EFT): IEC 1000-4-4• 雜訊直接灌入芯片電源輸入端• 只需添加1顆 2.2F/50V 旁路電容• 測試指標穩超 4000V (歐規)– 高可靠性復位電路保證系統正常運行• 支持外部復位和內部上電復位• 內置1.8V 低電壓偵測可靠復位電路• 內置看門狗計時器保證程序跳飛可靠復位– 高抗靜電/栓鎖效應能力– 芯片工作溫度有所提高: -200C ~ 700C     工規芯片溫度: -400C ~ 850C 高速/低功耗/高可靠性微控制器• 最新 SN8P2000 系列– SN8P2500/2600/2700 系列– 1T  精簡指令級結構• 1T:  一個外部振蕩周期執行一條指令•  工作速度可達16 MIPS / 16 MHz Crystal–  工作消耗電流 < 2mA at 1-MIPS/5V–  睡眠模式下消耗電流 < 1A / 5V額外功能• 高速脈寬調制輸出 (PWM)– 8-Bit PWM up to 23 KHz at 12 MHz System Clock– 6-Bit PWM up to 93 KHz  at 12 MHz System Clock– 4-Bit PWM up to 375 KHz  at 12 MHz System Clock• 內置高速16 MHz RC振蕩器 (SN8P2501A)• 電壓變化喚醒功能• 可編程控制沿觸發/中斷功能– 上升沿 / 下降沿 / 雙沿觸發• 串行編程接口

    標簽: 單片機 線路設計

    上傳時間: 2013-10-21

    上傳用戶:jiahao131

  • 全遙控6聲道AV機的匯編程序

    全遙控6聲道AV機的匯編程序:;;;;;;;;;;;;;;;;;;;6CH AMPLIFIER;;;;;;;;;;;;;;;;;----腳位定義-----;;;;;;;;;;;;;;;;;;;6CH AMPLIFIER;;;;;;;;;;;;;;;;;----腳位定義----- PT6311_CLK      EQU   P3.4PT6311_STB      EQU   P3.5PT6311_DATA     EQU   P3.3 UP              EQU   P3.1DOEN            EQU   P3.0 PT2313_DATA     EQU   P0.7PT2313_CLK      EQU   P2.7 AC3             EQU   P2.6        ;(控制4053的信號) M62429_DA       EQU   P2.3        ;(SURL/R)M62429_CK       EQU   P2.4 M62429_CK1      EQU   P2.5        ;(C/BW) M62429_CK3      EQU   P0.0        ;(ECHO,MVOL)M62429_DA3      EQU   P1.7M_DELAY1        EQU   P0.1M_DELAY2        EQU   P0.2 AD_OUT          BIT   P0.5AD_IN           BIT   P0.6 ;----片內RAM定義--------GIF_SIGN        EQU   40H         ; 動畫進程標記(=1,走過場字幕  )GIF_TIME1       EQU   41H         ; 動畫跑字的時間間隔速度GIF_LONG        EQU   42H         ; 動畫字幕的長度 DISP_BUFFER     EQU   43H         ; 顯示緩沖區地址指針DISP_INDEX      EQU   44H         ; PT6311片內地址指針

    標簽: 遙控 聲道 匯編程序

    上傳時間: 2013-10-19

    上傳用戶:fac1003

  • MCU復位電路和振蕩電路應用

    系統start-up 定時器• 為了讓振蕩器能夠穩定起振所需要的延時時間。• 其時間為1024 個振蕩器振蕩周期。制程和溫度漂移• 因RC 振蕩器的頻率與內建振蕩電容值有關,而此電容值與制程參數有關,所以不同的MCU 會表現出不一致性。在固定電壓和溫度下,振蕩頻率漂移范圍約±25%。• 對于同一顆MCU(與制程漂移無關),其振蕩頻率會對工作電壓和工作溫度產生漂移。其對工作電壓和工作溫度所產生的漂移,可參考HOLTEK 網站上提供的相關資料。EMI/EMS(EMC)注意事項• ROSC 位置應盡量接近OSC1 引腳,其至OSC1 的連線應最短。• CS 可以提高振蕩器的抗干擾能力,其與MCU OSC1 和GND 的連線應最短。• RPU 在確定系統頻率之后,量產時建議不要接,因為其fSYS/4 頻率輸出會干擾到OSC1

    標簽: MCU 復位電路 振蕩電路

    上傳時間: 2014-01-20

    上傳用戶:yyyyyyyyyy

  • 看門狗復位芯片

    典型的MCU/DSP/UP復位電源監控,外部看門狗專用電路。

    標簽: 看門狗 復位芯片

    上傳時間: 2013-10-11

    上傳用戶:LANCE

  • 51單片機驅動步進電機(含電路圖和C語言源程序代碼)

    51單片機驅動步進電機(含電路圖和源程序代碼) 源程序:stepper.c stepper.hex /* * STEPPER.C * sweeping stepper's rotor cw and cww 400 steps * Copyright (c) 1999 by W.Sirichote */ #i nclude c:\mc5151io.h /* include i/o header file */ #i nclude c:\mc5151reg.h register unsigned char j,flag1,temp; register unsigned int cw_n,ccw_n; unsigned char step[8]={0x80,0xc0,0x40,0x60,0x20,0x30,0x10,0x90} #define n 400 /* flag1 mask byte 0x01 run cw() 0x02 run ccw() */

    標簽: 51單片機 驅動 步進電機 C語言

    上傳時間: 2013-11-09

    上傳用戶:釣鰲牧馬

  • PL2303 USB to Serial Adapter

    The PL2303 USB to Serial adapter is your smart and convenient accessory forconnecting RS-232 serial devices to your USB-equipped Windows host computer. Itprovides a bridge connection with a standard DB 9-pin male serial port connector inone end and a standard Type-A USB plug connector on the other end. You simplyattach the serial device onto the serial port of the cable and plug the USB connectorinto your PC USB port. It allows a simple and easy way of adding serial connectionsto your PC without having to go thru inserting a serial card and traditional portconfiguration.This USB to Serial adapter is ideal for connecting modems, cellular phones, PDAs,digital cameras, card readers and other serial devices to your computer. It providesserial connections up to 1Mbps of data transfer rate. And since USB does not requireany IRQ resource, more devices can be attached to the system without the previoushassles of device and resource conflicts.Finally, the PL-2303 USB to Serial adapter is a fully USB Specification compliantdevice and therefore supports advanced power management such as suspend andresume operations as well as remote wakeup. The PL-2303 USB Serial cable adapteris designed to work on all Windows operating systems.

    標簽: Adapter Serial 2303 USB

    上傳時間: 2013-11-01

    上傳用戶:ghostparker

  • 使用CCS進行DSP編程

    CCStudio Platinum Edition is available in a number of ways. Existingcustomers who are up-to-date with their subscription service withTexas Instruments will receive their update automatically on a CD inthe mail. New customers who wish to purchase a copy of CCStudioPlatinum Edition can order TMDSCCSALL-1 starting May 23, 2005. A120-day Trial version will be also be available on CDROM startingJuly 11, 2005. Users may order the CDROM of the 120-day free copy

    標簽: CCS DSP 編程

    上傳時間: 2014-12-28

    上傳用戶:gououo

  • Xilinx UltraScale:新一代架構滿足您的新一代架構需求(EN)

      中文版詳情瀏覽:http://www.elecfans.com/emb/fpga/20130715324029.html   Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture    The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications.   The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation.   Some of the UltraScale architecture breakthroughs include:   • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50%    • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability   • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization   • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard    • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets   • Greatly enhanced DSP and packet handling   The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.

    標簽: UltraScale Xilinx 架構

    上傳時間: 2013-11-13

    上傳用戶:瓦力瓦力hong

  • Analog Solutions for Xilinx FPGAs

    Designing withProgrammable Logicin an Analog WorldProgrammable logic devicesrevolutionized digital design over 25years ago, promising designers a blankchip to design literally any functionand program it in the field. PLDs canbe low-logic density devices that usenonvolatile sea-of-gates cells calledcomplex programmable logic devices(CPLDs) or they can be high-densitydevices based on SRAM look-up tables

    標簽: Solutions Analog Xilinx FPGAs

    上傳時間: 2013-11-01

    上傳用戶:a67818601

  • Analog Solutions for Altera FPGAs

    Designing withProgrammable Logicin an Analog WorldProgrammable logic devices revolutionizeddigital design over 25 years ago,promising designers a blank chip todesign literally any function and programit in the field. PLDs can be low-logicdensity devices that use nonvolatilesea-of-gates cells called complexprogrammable logic devices (CPLDs)or they can be high-density devicesbased on SRAM look-up tables (LUTs)

    標簽: Solutions Analog Altera FPGAs

    上傳時間: 2013-11-08

    上傳用戶:蟲蟲蟲蟲蟲蟲

主站蜘蛛池模板: 黄陵县| 全州县| 江门市| 子洲县| 涡阳县| 金乡县| 手游| 桐城市| 巢湖市| 延安市| 宁德市| 慈溪市| 理塘县| 宣恩县| 阿拉尔市| 鄱阳县| 阳江市| 柯坪县| 鄱阳县| 天门市| 唐山市| 靖西县| 南木林县| 安西县| 咸丰县| 大理市| 海门市| 尚志市| 县级市| 冷水江市| 乳山市| 鲜城| 元氏县| 泸定县| 岑巩县| 南宁市| 姚安县| 股票| 永善县| 新乐市| 乐至县|