相 關(guān) 資 源

• White paper - Comparison of VHDL, Verilog and SystemVerilog Good for one interetsted in using n of免費(fèi)下載

  資源簡(jiǎn)介：White paper - Comparison of VHDL, Verilog and SystemVerilog Good for one interetsted in using n of VHDL, Verilog and SystemVerilog languages

  標(biāo)簽： SystemVerilog interetsted Comparison Verilog

  上傳時(shí)間： 2013-12-21

  上傳用戶(hù)：yulg

• Comparison of VHDL Verilog and SystemVerilog免費(fèi)下載

  資源簡(jiǎn)介：Comparison of VHDL Verilog and SystemVerilog

  標(biāo)簽： SystemVerilog Comparison Verilog VHDL

  上傳時(shí)間： 2013-12-19

  上傳用戶(hù)：www240697738

• A Comparison of Load-based and Queue-based Active Queue Management Algorithms免費(fèi)下載

  資源簡(jiǎn)介：A Comparison of Load-based and Queue-based Active Queue Management Algorithms

  標(biāo)簽： Queue-based Comparison Algorithms Load-based

  上傳時(shí)間： 2015-12-16

  上傳用戶(hù)：ruixue198909

• 對(duì) VHDL Verilog 和SystemVerilog的詳細(xì)對(duì)比免費(fèi)下載

  資源簡(jiǎn)介：對(duì) VHDL Verilog 和SystemVerilog的詳細(xì)對(duì)比，對(duì)與初學(xué)者十分有益！

  標(biāo)簽： SystemVerilog Verilog VHDL 對(duì)比

  上傳時(shí)間： 2016-05-01

  上傳用戶(hù)：zmy123

• Pong is a mixed schematic, VHDL, Verilog project featuring the PS2 and VGA monitor connections of 免費(fèi)下載

  資源簡(jiǎn)介：Pong is a mixed schematic, VHDL, Verilog project featuring the PS2 and VGA monitor connections of the Xilinx\Digilent Spartan-3 demo board.

  標(biāo)簽： connections featuring schematic Verilog

  上傳時(shí)間： 2014-01-15

  上傳用戶(hù)：362279997

• Verilog and VHDL狀態(tài)機(jī)設(shè)計(jì)免費(fèi)下載

  資源簡(jiǎn)介：Verilog and VHDL狀態(tài)機(jī)設(shè)計(jì)，英文pdf格式 State machine design techniques for Verilog and VHDL Abstract : Designing a synchronous finite state Another way of organizing a state machine (FSM) is a common task for a digital logic only one l...

  標(biāo)簽： Verilog VHDL and 狀態(tài)

  上傳時(shí)間： 2013-12-19

  上傳用戶(hù)：change0329

• crack for ModelSim, a Verilog, VHDL and mixed VHDL / Verilog CAD simulator for FPGA, board and IC de免費(fèi)下載

  資源簡(jiǎn)介：crack for ModelSim, a Verilog, VHDL and mixed VHDL / Verilog CAD simulator for FPGA, board and IC design.

  標(biāo)簽： Verilog VHDL and for

  上傳時(shí)間： 2015-07-10

  上傳用戶(hù)：15736969615

• mips prcessor in Verilog and VHDL免費(fèi)下載

  資源簡(jiǎn)介：mips prcessor in Verilog and VHDL

  標(biāo)簽： prcessor Verilog mips VHDL

  上傳時(shí)間： 2015-10-17

  上傳用戶(hù)：sxdtlqqjl

• Comparison of the performances of the LS and the MMSE channel estimators for a 64 sub carrier OFDM免費(fèi)下載

  資源簡(jiǎn)介：Comparison of the performances of the LS and the MMSE channel estimators for a 64 sub carrier OFDM system based on the parameter of Mean square error

  標(biāo)簽： the performances Comparison estimators

  上傳時(shí)間： 2016-02-01

  上傳用戶(hù)：hgy9473

• Comparison of PSK and DPSK modulation in a coded OFDM system vtc97.rar免費(fèi)下載

  資源簡(jiǎn)介：Comparison of PSK and DPSK modulation in a coded OFDM system vtc97.rar

  標(biāo)簽： Comparison modulation system coded

  上傳時(shí)間： 2016-03-18

  上傳用戶(hù)：冇尾飛鉈

• Use Verilog and VHDL to implement the Motion Estimation function, work as the hardware accelerator.免費(fèi)下載

  資源簡(jiǎn)介：Use Verilog and VHDL to implement the Motion Estimation function, work as the hardware accelerator.

  標(biāo)簽： accelerator Estimation implement the

  上傳時(shí)間： 2016-05-25

  上傳用戶(hù)：jing911003

• This file contains a selection of VHDL source files which serve to illustrate the diversity and powe免費(fèi)下載

  資源簡(jiǎn)介：This file contains a selection of VHDL source files which serve to illustrate the diversity and power of the language when used to describe various types of hardware. The examp terms of basic logic gates, to more complex systems, such as a...

  標(biāo)簽： illustrate diversity selection contains

  上傳時(shí)間： 2016-06-06

  上傳用戶(hù)：yimoney

• Comparison of Extended Switching Kalman Filter and Smoother免費(fèi)下載

  資源簡(jiǎn)介：Comparison of Extended Switching Kalman Filter and Smoother

  標(biāo)簽： Comparison Switching Extended Smoother

  上傳時(shí)間： 2013-12-27

  上傳用戶(hù)：waizhang

• Comparison of two IMM tracking and classifier architectures based on Extended and Unscented Kalman免費(fèi)下載

  資源簡(jiǎn)介：Comparison of two IMM tracking and classifier architectures based on Extended and Unscented Kalman Filter with CRLB

  標(biāo)簽： architectures Comparison classifier and

  上傳時(shí)間： 2016-08-10

  上傳用戶(hù)：hjshhyy

• This is an extension of sign example. You can design your own traffic sign by using Verilog. And the免費(fèi)下載

  資源簡(jiǎn)介：This is an extension of sign example. You can design your own traffic sign by using Verilog. And the result from Verilog can be seen by the attached C file.

  標(biāo)簽： sign extension Verilog example

  上傳時(shí)間： 2016-10-12

  上傳用戶(hù)：haohaoxuexi

• Easy implementation of PRIM and DIJKSTRA algorims for graph sorting. It also permit Comparison of ti免費(fèi)下載

  資源簡(jiǎn)介：Easy implementation of PRIM and DIJKSTRA algorims for graph sorting. It also permit Comparison of time betwen both algoritm.

  標(biāo)簽： implementation Comparison DIJKSTRA algorims

  上傳時(shí)間： 2013-12-29

  上傳用戶(hù)：王慶才

• Comparison of iris and face detection免費(fèi)下載

  資源簡(jiǎn)介：Comparison of iris and face detection

  標(biāo)簽： Comparison detection iris face

  上傳時(shí)間： 2017-03-23

  上傳用戶(hù)：it男一枚

• Comparison of the performances of the LS and the MMSE channel estimators免費(fèi)下載

  資源簡(jiǎn)介：Comparison of the performances of the LS and the MMSE channel estimators

  標(biāo)簽： the performances Comparison estimators

  上傳時(shí)間： 2013-11-29

  上傳用戶(hù)：xc216

• Verilog tutorial. It gives a complete explanation of Verilog and how to use it.免費(fèi)下載

  資源簡(jiǎn)介：Verilog tutorial. It gives a complete explanation of Verilog and how to use it.

  標(biāo)簽： Verilog explanation tutorial complete

  上傳時(shí)間： 2017-06-16

  上傳用戶(hù)：sk5201314

• This file is used for the Comparison of of groups within livejournal groups and finding how many sim免費(fèi)下載

  資源簡(jiǎn)介：This file is used for the Comparison of of groups within livejournal groups and finding how many similar people exist within two specified groups.

  標(biāo)簽： groups livejournal Comparison finding

  上傳時(shí)間： 2014-01-11

  上傳用戶(hù)：ainimao

• ebook about Comparison of Web Services, Java-RMI, and CORBA service implementations.免費(fèi)下載

  資源簡(jiǎn)介：ebook about Comparison of Web Services, Java-RMI, and CORBA service implementations.

  標(biāo)簽： implementations Comparison Services Java-RMI

  上傳時(shí)間： 2017-08-04

  上傳用戶(hù)：thesk123

• Verilog quick guide with lots of helpful tips and tricks免費(fèi)下載

  資源簡(jiǎn)介：Verilog quick guide with lots of helpful tips and tricks

  標(biāo)簽： Verilog helpful tricks quick

  上傳時(shí)間： 2014-01-24

  上傳用戶(hù)：Amygdala

• Comparison of C++, Java, Python, Ruby and MATLAB Using Object Oriented Example _comparelanguages免費(fèi)下載

  資源簡(jiǎn)介：Comparison of C++, Java, Python, Ruby and MATLAB Using Object Oriented Example _comparelanguages

  標(biāo)簽： comparelanguages Comparison Oriented Example

  上傳時(shí)間： 2014-01-09

  上傳用戶(hù)：wab1981

• This set of simulation files performs a computational complexity performance Comparison of the two m免費(fèi)下載

  資源簡(jiǎn)介：This set of simulation files performs a computational complexity performance Comparison of the two methods mentioned in the paper. The source is ANSI-C compliant, hence any C-compiler can be used to compile the source code. It has been test...

  標(biāo)簽： computational performance complexity Comparison

  上傳時(shí)間： 2014-12-22

  上傳用戶(hù)：aig85

• Verilog Overview n Basic Structure of a Verilog Model n Components of a Verilog Module – Ports –免費(fèi)下載

  資源簡(jiǎn)介：Verilog Overview n Basic Structure of a Verilog Model n Components of a Verilog Module – Ports – Data Types – Assigning Values and Numbers – Operators – Behavioral Modeling &#8226 Continuous Assignments &#8226 Procedural Block...

  標(biāo)簽： Verilog Components Structure Overview

  上傳時(shí)間： 2017-02-18

  上傳用戶(hù)：xinyuzhiqiwuwu

• Performance Comparison of Two On-Demand Routing Protocols Depends on Traffic Density by Using UWB-IR免費(fèi)下載

  資源簡(jiǎn)介：Performance Comparison of Two On-Demand Routing Protocols Depends on Traffic Density by Using UWB-IR as Pyhisical and MAC Layer at Outdoor Peer to Peer Sensor Network

  標(biāo)簽： Performance Comparison On-Demand Protocols

  上傳時(shí)間： 2017-05-28

  上傳用戶(hù)：三人用菜

• pld/fpga,VHDL/Verilog的相關(guān)學(xué)習(xí)資料免費(fèi)下載

  資源簡(jiǎn)介：可編程邏輯器件 pld/fpga,VHDL/Verilog的相關(guān)學(xué)習(xí)資料，設(shè)計(jì)技巧，抓緊免費(fèi)下載。

  標(biāo)簽： Verilog fpga VHDL pld

  上傳時(shí)間： 2013-08-06

  上傳用戶(hù)：李彥東

• 基于cpld的pwm控制設(shè)計(jì)采用VHDL.Verilog語(yǔ)言設(shè)計(jì)免費(fèi)下載

  資源簡(jiǎn)介：基于cpld的pwm控制設(shè)計(jì)\r\n采用VHDL.Verilog語(yǔ)言設(shè)計(jì)\r\n對(duì)大家比較有用

  標(biāo)簽： Verilog cpld VHDL pwm

  上傳時(shí)間： 2013-08-20

  上傳用戶(hù)：sk5201314

• Allows sending and receiving of multicast datagrams and experimentation with the multicast APIs免費(fèi)下載

  資源簡(jiǎn)介：Allows sending and receiving of multicast datagrams and experimentation with the multicast APIs

  標(biāo)簽： multicast experimentation and receiving

  上傳時(shí)間： 2014-05-27

  上傳用戶(hù)：開(kāi)懷常笑

• vs.lib is a math library in C++ with a set of linear algebra and integrable / differentiable objects免費(fèi)下載

  資源簡(jiǎn)介：vs.lib is a math library in C++ with a set of linear algebra and integrable / differentiable objects. vs.lib is a rapid-proto-typing tool which makes programming in numerical applications as easy as writing mathematical expressions.

  標(biāo)簽： differentiable integrable algebra library

  上傳時(shí)間： 2015-03-03

  上傳用戶(hù)：PresidentHuang