6 bit dadda tree reduction code -- verilog
資源簡(jiǎn)介:6 bit dadda tree reduction code -- verilog
上傳時(shí)間: 2013-11-29
上傳用戶:黃華強(qiáng)
資源簡(jiǎn)介:6 bit wallace reduction in verilog
上傳時(shí)間: 2017-04-25
上傳用戶:bcjtao
資源簡(jiǎn)介:tree source code vrey good
上傳時(shí)間: 2014-08-25
上傳用戶:JasonC
資源簡(jiǎn)介:Infra Red Received coding for received 8 bit address and data code
上傳時(shí)間: 2014-01-10
上傳用戶:lo25643
資源簡(jiǎn)介:SNMP++ 2.6 For HP UNIX Source code and Examples
上傳時(shí)間: 2014-03-01
上傳用戶:大三三
資源簡(jiǎn)介:DCT source code,verilog代碼。有興趣的可以參考下。
上傳時(shí)間: 2013-12-31
上傳用戶:66666
資源簡(jiǎn)介:USB1.1 SOURCE code verilog
上傳時(shí)間: 2016-12-28
上傳用戶:541657925
資源簡(jiǎn)介:it is a 4-bit lcd driver written in verilog .it will work on spartan 3 xilini devices.
上傳時(shí)間: 2013-12-07
上傳用戶:hongmo
資源簡(jiǎn)介:8 bit cpu vhdl design code not tested
上傳時(shí)間: 2014-12-21
上傳用戶:aix008
資源簡(jiǎn)介:black jack source code, verilog, written in Korean.
上傳時(shí)間: 2017-08-01
上傳用戶:tzl1975
資源簡(jiǎn)介:基于verilog-HDL的硬件電路的實(shí)現(xiàn) 9.7 步進(jìn)電機(jī)的控制 9.7.1 步進(jìn)電機(jī)驅(qū)動(dòng)的邏輯符號(hào) 9.7.2 步進(jìn)電機(jī)驅(qū)動(dòng)的時(shí)序圖 9.7.3 步進(jìn)電機(jī)驅(qū)動(dòng)的邏輯框圖 9.7.4 計(jì)數(shù)模塊的設(shè)計(jì)與實(shí)現(xiàn) 9.7.5 譯碼模塊的設(shè)計(jì)與實(shí)現(xiàn) 9.7.6 步進(jìn)電...
上傳時(shí)間: 2014-01-23
上傳用戶:拔絲土豆
資源簡(jiǎn)介:當(dāng)拿到一張CASE單時(shí),首先得確定的是能用什么母體才能實(shí)現(xiàn)此功能,然后才能展開(kāi)對(duì)外圍硬件電路的設(shè)計(jì),因此首先得了解每個(gè)母體的基本功能及特點(diǎn),下面大至的介紹一下本公司常用的IC:?jiǎn)涡酒鉀Q方案??SN8P1900 系列–? 高精度 16-Bit? 模數(shù)轉(zhuǎn)換器–? 可...
上傳時(shí)間: 2013-10-21
上傳用戶:jiahao131
資源簡(jiǎn)介:The LPC2292/2294 microcontrollers are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with 256 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerato...
上傳時(shí)間: 2014-12-30
上傳用戶:aysyzxzm
資源簡(jiǎn)介:This document describes the uIP TCP/IP stack. The uIP TCP/IP stack is an extremely small implementation of the TCP/IP protocol suite intended for embedded systems running low-end 8 or 16-bit microcon-trollers. The code size and RAM requirem...
上傳時(shí)間: 2015-09-18
上傳用戶:zsjinju
資源簡(jiǎn)介:LCD Driver datasheet The SPF54126A, a 262144-color System-on-Chip (SoC) driver LSI designed for small and medium sizes of TFT LCD display, is capable of supporting up to 176xRGBx220 in resolution which can be achieved by the designated RA...
上傳時(shí)間: 2016-09-22
上傳用戶:xauthu
資源簡(jiǎn)介:公英制連接螺紋標(biāo)準(zhǔn)手冊(cè)
上傳時(shí)間: 2013-05-22
上傳用戶:eeworm
資源簡(jiǎn)介:verilog code 4-bit carry look-ahead adder output [3:0] s //summation output cout //carryout input [3:0] i1 //input1 input [3:0] i2 //input2 input c0 //前一級(jí)進(jìn)位
上傳時(shí)間: 2017-01-07
上傳用戶:yyq123456789
資源簡(jiǎn)介:verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進(jìn)位 input [15:0] A_in // 輸入A input [15:0] B_in // 輸入B input carryin // 第一級(jí)進(jìn)位 C0
上傳時(shí)間: 2014-12-06
上傳用戶:ls530720646
資源簡(jiǎn)介:verilog code for 8-bit signed integers....its working
上傳時(shí)間: 2017-03-18
上傳用戶:zhichenglu
資源簡(jiǎn)介:verilog code for 3 bit sequence detector
上傳時(shí)間: 2017-06-26
上傳用戶:gdgzhym
資源簡(jiǎn)介:it is source code of 32 bit register and testbench for tht register written in verilog.
上傳時(shí)間: 2014-12-21
上傳用戶:youmo81
資源簡(jiǎn)介:·《機(jī)器人雜志》Servo.Magazine.6-05.-.May.2008.-.The.R2.Builders.Club.and.the.Jedi.code
上傳時(shí)間: 2013-04-24
上傳用戶:steele
資源簡(jiǎn)介:i2c code for the verilog
上傳時(shí)間: 2013-09-04
上傳用戶:DXM35
資源簡(jiǎn)介:Source code for VB.NET book - Chapter 6
上傳時(shí)間: 2013-12-20
上傳用戶:hphh
資源簡(jiǎn)介:Delphi 6 Installation instructions for the Registered Source code version of VCLZip:
上傳時(shí)間: 2015-03-10
上傳用戶:qwe1234
資源簡(jiǎn)介:這是一堆verilog的source code.包含許多常用的小電路.還不錯(cuò)用.
上傳時(shí)間: 2015-03-29
上傳用戶:lanwei
資源簡(jiǎn)介:Use the verilog language write a MIPS CPU code, and have additional instruction, for example: selection sort instruction. The code has contain combination circuit and sequenial circuit. CPU have contain ALU, ADD, ALU_CONTROL, DATA_MEMORY,...
上傳時(shí)間: 2014-01-17
上傳用戶:yyyyyyyyyy
資源簡(jiǎn)介:pic cpu source code. it is writed in the verilog source code. it can work on the 40Mhz high speed.
上傳時(shí)間: 2014-01-22
上傳用戶:曹云鵬
資源簡(jiǎn)介:mining source code written in verilog
上傳時(shí)間: 2015-05-06
上傳用戶:asddsd
資源簡(jiǎn)介:I. Introduction This code exploits a previously undisclosed vulnerability in the bit string decoding code in the Microsoft ASN.1 library. This vulnerability is not related to the bit string vulnerability described in eEye advisory AD20...
上傳時(shí)間: 2015-05-15
上傳用戶:xhz1993