亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

eTools-v

  • embed visual v++串口調(diào)試助手

    embed visual v++串口調(diào)試助手

    標(biāo)簽: visual embed 串口 調(diào)試助手

    上傳時間: 2013-12-06

    上傳用戶:zhuimenghuadie

  • v h d l 編程

    v h d l 編程,通過蜂鳴器播放定制的樂曲,

    標(biāo)簽: 編程

    上傳時間: 2014-07-22

    上傳用戶:dongbaobao

  • gnumake manual v 3.80 中文版 和 英文版

    gnumake manual v 3.80 中文版 和 英文版

    標(biāo)簽: gnumake manual 3.80 英文

    上傳時間: 2016-09-29

    上傳用戶:zhenyushaw

  • 用單片機(jī)和ad0809做成的數(shù)字電壓表0~5v有原理圖

    用單片機(jī)和ad0809做成的數(shù)字電壓表0~5v有原理圖,簡潔易懂

    標(biāo)簽: 0809 ad 用單片機(jī) 數(shù)字電壓表

    上傳時間: 2013-12-13

    上傳用戶:dapangxie

  • S-35390A是可以在超低消耗電流、寬工作電壓范圍內(nèi)工作的2線CMOS實(shí)時時鐘IC。工作電 壓為1.3 ~ 5.5 V、可適用于從主電源電壓到備用電池電壓的寬幅電源電壓。通過0.25 μA的計

    S-35390A是可以在超低消耗電流、寬工作電壓范圍內(nèi)工作的2線CMOS實(shí)時時鐘IC。工作電 壓為1.3 ~ 5.5 V、可適用于從主電源電壓到備用電池電壓的寬幅電源電壓。通過0.25 μA的計 時消耗電流和寬范圍的計時電源電壓,可大幅度地改善電池的持續(xù)時間。在使用備用電池工 作的系統(tǒng)中,內(nèi)置的自由寄存器可作為用戶備用存儲器來使用。在主電源切斷前存儲在寄存 器中的信息,可在電壓恢復(fù)后的任何時候讀出。 本產(chǎn)品因?yàn)閮?nèi)置了時鐘校正功能,所以可以在很寬的范圍內(nèi)校正因振蕩電路的頻率偏差所導(dǎo) 致的時鐘數(shù)據(jù)的提前或滯后。通過此功能和溫度傳感器的結(jié)合,可根據(jù)溫度變化來對時鐘進(jìn) 行校正,從而實(shí)現(xiàn)不受環(huán)境溫度影響的高精度的計時功能

    標(biāo)簽: 35390 0.25 CMOS 1.3

    上傳時間: 2016-10-16

    上傳用戶:壞壞的華仔

  • // -*- Mode: Verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial //

    // -*- Mode: Verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial // Author : Winefred Washington // Created On : 2002 12 24 // Last Modified By: . // Last Modified On: . // Update Count : 0 // Status : Unknown, Use with caution! // Description Specification // General Description: 8, 16, 32-bit WISHBONE Master // Supported cycles: MASTER, READ/WRITE // MASTER, BLOCK READ/WRITE // MASTER, RMW // Data port, size: 8, 16, 32-bit // Data port, granularity 8-bit // Data port, Max. operand size 32-bit // Data transfer ordering: little endian // Data transfer sequencing: undefined

    標(biāo)簽: Description Behavorial wb_master Filename

    上傳時間: 2014-07-11

    上傳用戶:zhanditian

  • This diskette (version 1.0) contains demonstration programs and source codes in MATLAB (v.5.2) for a

    This diskette (version 1.0) contains demonstration programs and source codes in MATLAB (v.5.2) for algorithms listed in the textbook Global Positioning Systems, Inertial Navigation, and Integration, by M. S. Grewal, Lawrence Weill, and A. P. Andrews, published by John Wiley and Sons, 2000. Contents: MATLAB (Version 5.2) Demonstrations & Scripts Chapter4 ephemeris.m calculates the GPS satellite position in ECEF coordinates from its ephemeris parameters. Chapter5 Klobuchar_fix.m calculates the ionospheric delay. Chapter6 (shows the quaternion utilities)

    標(biāo)簽: demonstration diskette contains programs

    上傳時間: 2016-10-20

    上傳用戶:壞天使kk

  • 個人所得稅計算器 v個人所得稅計算器

    個人所得稅計算器 v個人所得稅計算器

    標(biāo)簽: 計算器

    上傳時間: 2014-01-23

    上傳用戶:bibirnovis

  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

    標(biāo)簽: SHIFTER name module Input

    上傳時間: 2013-12-13

    上傳用戶:himbly

  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

    標(biāo)簽: SHIFTER name module Input

    上傳時間: 2014-01-20

    上傳用戶:三人用菜

主站蜘蛛池模板: 建湖县| 张家港市| 丹江口市| 梁山县| 霍州市| 镇平县| 彰武县| 会昌县| 定结县| 盐边县| 遂川县| 江城| 孝昌县| 临城县| 宜兰县| 通许县| 高邮市| 九寨沟县| 泰来县| 赣榆县| 崇义县| 塘沽区| 南宫市| 乌兰县| 武威市| 濮阳市| 集安市| 黄龙县| 广汉市| 衡南县| 修水县| 嘉禾县| 罗定市| 阿拉善盟| 沈丘县| 龙山县| 东阳市| 临清市| 利津县| 华亭县| 嘉义县|