用51模擬的TFT RGB接口驅(qū)動(dòng)程序(HS,VS,DE,PCLK時(shí)序)
上傳時(shí)間： 2013-12-24
上傳用戶：hxy200501
The CC1000 RF transceiver is very easy to interface with a microcontroller. The chip is configured using a three-wire bus, comprising of PCLK, PDATA and PALE signals.
標(biāo)簽： microcontroller transceiver configured The
上傳時(shí)間： 2014-01-04
上傳用戶：c12228
電子秒表要實(shí)現(xiàn)的功能：用鍵盤中斷來(lái)控制整個(gè)程序，按一下回車鍵啟動(dòng)電子秒表，再按一下暫停，按一下ESC鍵清零，用七段數(shù)碼管顯示時(shí)間。整個(gè)程序涉及到8255、8253與8259三個(gè)芯片。8253的OUT2，CLK2分別連接8259的IRQ7與PCLK，8253的GATE2連接正5伏電壓，采用計(jì)數(shù)器2每隔0.01秒產(chǎn)生一次中斷并且計(jì)數(shù)，寫入以偏移地址4000H開始的4個(gè)內(nèi)存單元，然后利用8255將內(nèi)存單元的數(shù)據(jù)輸出到七段數(shù)碼管
上傳時(shí)間： 2014-01-16
上傳用戶：ukuk
基于FPGA設(shè)計(jì)的字符VGA LCD顯示實(shí)驗(yàn)Verilog邏輯源碼Quartus工程文件+文檔說(shuō)明,通過(guò)字符轉(zhuǎn)換工具將字符轉(zhuǎn)換為 8 進(jìn)制 mif 文件存放到單端口的 ROM IP 核中，再?gòu)腞OM 中把轉(zhuǎn)換后的數(shù)據(jù)讀取出來(lái)顯示到 VGA 上，F(xiàn)PGA型號(hào)Cyclone4E系列中的EP4CE6F17C8，Quartus版本17.1。module top( input clk, input rst_n, //vga output output vga_out_hs, //vga horizontal synchronization output vga_out_vs, //vga vertical synchronization output[4:0] vga_out_r, //vga red output[5:0] vga_out_g, //vga green output[4:0] vga_out_b //vga blue );wire video_clk;wire video_hs;wire video_vs;wire video_de;wire[7:0] video_r;wire[7:0] video_g;wire[7:0] video_b;wire osd_hs;wire osd_vs;wire osd_de;wire[7:0] osd_r;wire[7:0] osd_g;wire[7:0] osd_b;assign vga_out_hs = osd_hs;assign vga_out_vs = osd_vs;assign vga_out_r = osd_r[7:3]; //discard low bit dataassign vga_out_g = osd_g[7:2]; //discard low bit dataassign vga_out_b = osd_b[7:3]; //discard low bit data//generate video pixel clockvideo_pll video_pll_m0( .inclk0 (clk ), .c0 (video_clk ));color_bar color_bar_m0( .clk (video_clk ), .rst (~rst_n ), .hs (video_hs ), .vs (video_vs ), .de (video_de ), .rgb_r (video_r ), .rgb_g (video_g ), .rgb_b (video_b ));osd_display osd_display_m0( .rst_n (rst_n ), .PCLK (video_clk ), .i_hs (video_hs ), .i_vs (video_vs ), .i_de (video_de ), .i_data ({video_r,video_g,video_b} ), .o_hs (osd_hs ), .o_vs (osd_vs ), .o_de (osd_de ), .o_data ({osd_r,osd_g,osd_b} ));endmodule
上傳時(shí)間： 2021-12-18
上傳用戶：
蟲蟲下載站版權(quán)所有 京ICP備2021023401號(hào)-1
<dl id="mk2cg"></dl>
