亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

EXTERNAL

  • FPGA讀寫SD卡讀取BMP圖片通過LCD顯示例程實驗 Verilog邏輯源碼Quartus工程文件

    FPGA讀寫SD卡讀取BMP圖片通過LCD顯示例程實驗 Verilog邏輯源碼Quartus工程文件+文檔說明,FPGA型號Cyclone4E系列中的EP4CE6F17C8,Quartus版本17.1。1 實驗簡介在前面的實驗中我們練習了 SD 卡讀寫,VGA 視頻顯示等例程,本實驗將 SD 卡里的 BMP 圖片讀出,寫入到外部存儲器,再通過 VGA、LCD 等顯示。本實驗如果通過液晶屏顯示,需要有液晶屏模塊。2 實驗原理在前面的實驗中我們在 VGA、LCD 上顯示的是彩條,是 FPGA 內部產生的數據,本實驗將彩條替換為 SD 內的 BMP 圖片數據,但是 SD 卡讀取速度遠遠不能滿足顯示速度的要求,只能先寫入外部高速 RAM,再讀出后給視頻時序模塊顯示module top( input                       clk, input                       rst_n, input                       key1, output [5:0]                seg_sel, output [7:0]                seg_data, output                      vga_out_hs,        //vga horizontal synchronization output                      vga_out_vs,        //vga vertical synchronization output[4:0]                 vga_out_r,         //vga red output[5:0]                 vga_out_g,         //vga green output[4:0]                 vga_out_b,         //vga blue output                      sd_ncs,            //SD card chip select (SPI mode) output                      sd_dclk,           //SD card clock output                      sd_mosi,           //SD card controller data output input                       sd_miso,           //SD card controller data input output                      sdram_clk,         //sdram clock output                      sdram_cke,         //sdram clock enable output                      sdram_cs_n,        //sdram chip select output                      sdram_we_n,        //sdram write enable output                      sdram_cas_n,       //sdram column address strobe output                      sdram_ras_n,       //sdram row address strobe output[1:0]                 sdram_dqm,         //sdram data enable output[1:0]                 sdram_ba,          //sdram bank address output[12:0]                sdram_addr,        //sdram address inout[15:0]                 sdram_dq           //sdram data);parameter MEM_DATA_BITS         = 16  ;            //EXTERNAL memory user interface data widthparameter ADDR_BITS             = 24  

    標簽: fpga

    上傳時間: 2021-10-27

    上傳用戶:

  • XR2981

    2.7V to 5.5V input voltage Range? Efficiency up to 96% ? 24V Boost converter with 12A switch current Limit? 600KHz fixed Switching Frequency? Integrated soft-start? Thermal Shutdown? Under voltage Lockout? Support EXTERNAL LDO auxiliary power supply? 8-Pin SOP-PP PackageAPPLICATIONSPortable Audio Amplifier Power SupplyPower BankQC 2.0/Type CWireless ChargerPOS Printer Power SupplySmall Motor Power Supply

    標簽: XR2981

    上傳時間: 2021-11-05

    上傳用戶:

  • 基于FPGA設計的sdram讀寫測試實驗Verilog邏輯源碼Quartus工程文件+文檔說明 DR

    基于FPGA設計的sdram讀寫測試實驗Verilog邏輯源碼Quartus工程文件+文檔說明,DRAM選用海力士公司的 HY57V2562 型號,容量為的 256Mbit,采用了 54 引腳的TSOP 封裝, 數據寬度都為 16 位, 工作電壓為 3.3V,并丏采用同步接口方式所有的信號都是時鐘信號。FPGA型號Cyclone4E系列中的EP4CE6F17C8,Quartus版本17.1。timescale 1ps/1psmodule top(input                        clk,input                        rst_n,output[1:0]                  led,output                       sdram_clk,     //sdram clockoutput                       sdram_cke,     //sdram clock enableoutput                       sdram_cs_n,    //sdram chip selectoutput                       sdram_we_n,    //sdram write enableoutput                       sdram_cas_n,   //sdram column address strobeoutput                       sdram_ras_n,   //sdram row address strobeoutput[1:0]                  sdram_dqm,     //sdram data enable output[1:0]                  sdram_ba,      //sdram bank addressoutput[12:0]                 sdram_addr,    //sdram addressinout[15:0]                  sdram_dq       //sdram data);parameter MEM_DATA_BITS          = 16  ;        //EXTERNAL memory user interface data widthparameter ADDR_BITS              = 24  ;        //EXTERNAL memory user interface address widthparameter BUSRT_BITS             = 10  ;        //EXTERNAL memory user interface burst widthparameter BURST_SIZE             = 128 ;        //burst sizewire                             wr_burst_data_req;       // from EXTERNAL memory controller,write data request ,before data 1 clockwire                             wr_burst_finish;         // from EXTERNAL memory controller,burst write finish

    標簽: fpga sdram verilog quartus

    上傳時間: 2021-12-18

    上傳用戶:

  • 高通(Qualcomm)藍牙芯片QCC5151_硬件設計詳細指導書(官方內部培訓手冊)

    高通(Qualcomm)藍牙芯片QCC5151_硬件設計詳細指導書(官方內部培訓手冊)共52頁其內容是針對硬件設計、部分重要元器件選擇(ESD,Filter)及走線注意事項的詳細說明。2 Power management 2.1 SMPS 2.1.1 Components specification 2.1.2 Input power supply selection 2.1.3 Minimize SMPS EMI emissions 2.1.4 Internal LDOs and digital core decoupling 2.1.5 Powering EXTERNAL components 2.2 Charger 2.2.1 Charger connections.2.2.2 General charger operation2.2.3 Temperature measurement during charging 2.3 SYS_CTRL 3 Bluetooth radio3.1 RF PSU component choice 3.2 RF band-pass filter3.3 Layout (天線 走線的注意事項)4 Audio4.1 Audio bypass capacitors 4.2 Earphone speaker output4.3 Line/Mic input 4.4 Headphone output optimizition5 LED pads 5.1 LED driver 5.2 Digital/Button input 5.3 Analog input5.4 Disabled 6 Reset pin (Reset#)7 QSPIinterface 8 USB interfaces 8.1 USB device port8.1.1 USB connections8.1.2 Layout notes8.1.3 USB charger detection

    標簽: qualcomm 藍牙芯片 qcc5151

    上傳時間: 2022-01-24

    上傳用戶:XuVshu

  • PW5410B_2.0.pdf規格書下載

    The PW5410B is a low noise, constant frequency (1.2MHz) switched capacitor voltage doubler. Itproduces a regulated output voltage from 1.8V to 5V input with up to 100mA of output current. LowEXTERNAL parts count (one flying capacitor and two small bypass capacitors at VIN and VOUT) makethe PW5410B ideally suited for small, battery-powered applications

    標簽: pw5410

    上傳時間: 2022-02-11

    上傳用戶:wangshoupeng199

  • PW5410A_2.0.pdf規格書下載

    The PW5410A is a low noise, constant frequency (1.2MHz) switched capacitor voltage doubler. Itproduces a regulated output voltage from 2.7V to 5V input with up to 250mA of output current. LowEXTERNAL parts count (one flying capacitor and two small bypass capacitors at VIN and VOUT) makethe PW5410A ideally suited for small, battery-powered applications

    標簽: pw5410

    上傳時間: 2022-02-11

    上傳用戶:

  • PW5300_2.0.pdf規格書下載

    The PW5300 is a current mode boost DC-DC converter. Its PWM circuitry with built-in 0.2? powerMOSFET make this regulator highly power efficient. The internal compensation network alsominimizes as much as 6 EXTERNAL component counts. The non-inverting input of error amplifierconnects to a 0.6V precision reference voltage and internal soft-start function can reduce the inrushcurrent. The PW5300 is available in the SOT23-6L package and provides space-saving PCB for theapplication fields

    標簽: pw5300

    上傳時間: 2022-02-11

    上傳用戶:jiabin

  • PW4556_2.0.pdf規格書下載

    The PW4556 series of devices are highly integrated Li-Ion and Li-Pol linear chargers targetedat small capacity battery for portable applications. It is a complete constant-current/ constantvoltage linear charger. No EXTERNAL sense resistor is needed, and no blocking diode is required dueto the internal MOSFET architecture. It can deliver up to 300mA of charge current (using a goodthermal PCB layout) with a final float voltage accuracy of ±1%. The charge voltage is fixed at 4.2V or4.35V, and the charge current can be programmed EXTERNALly with a single resistor. The chargerfunction has high accuracy current and voltage regulation loops and charge termination

    標簽: pw4556

    上傳時間: 2022-02-11

    上傳用戶:1208020161

  • PW4055_2.0.pdf規格書下載

    The PW4055 is a complete constant-current /constant-voltage linear charger for single cell lithiumion batteries.Its ThinSOT package and low EXTERNAL component count make the PW4055 ideallysuited for portable applications.Furthermore, the PW4055 is specifically designed to work within USBpower specifications.The PW4055 No EXTERNAL sense resistor is needed, and no blocking diode is required due to theinternal MOSFET architecture.Thermal feedback regulates the charge current to limit the dietemperature during high power operation or high ambient temperature. The charge voltage is fixedat 4.2V, and the charge current can be programmed EXTERNALly with a single resistor. The PW4055automatically terminates the charge cycle when the charge current drops to 1/10th the programmedvalue after the final float voltage is reached. When the input supply (wall adapter or USB supply) isremoved, the PW4055 automatically enters a low current state, dropping the battery drain currentto less than 2μA. The PW4055 can be put into shutdown mode, reducing the supply current to 25μA.The BAT pin has a 7KV ESD(HBM) capability. Other features include charge current monitor, undervoltage lockout, automatic recharge and a status pin to indicate charge termination and the presenceof an input voltage

    標簽: pw4055

    上傳時間: 2022-02-11

    上傳用戶:jason_vip1

  • PW3130_2.0.pdf規格書下載

    The PW3130 series product is a high integration solution for lithium-lion/polymer batteryprotection.PW3130 contains advanced power MOSFET, high-accuracy voltage detection circuits anddelay circuits. PW3130 is put into an ultra-small SOT23-5 package and only one EXTERNAL componentmakes it an ideal solution in limited space of battery pack. PW3130 has all the protection functionsrequired in the battery application including overcharging, overdischarging, overcurrent and loadshort circuiting protection etc. The accurate overcharging detection voltage ensures safe and fullutilization charging.The low standby current drains little current from the cell while in storage. Thedevice is not only targeted for digital cellular phones, but also for any other Li-Ion and Li-Polybattery-powered information appliances requiring long-term battery life

    標簽: pw3130

    上傳時間: 2022-02-11

    上傳用戶:fliang

主站蜘蛛池模板: 龙口市| 蒙城县| 阜城县| 宾川县| 即墨市| 丰镇市| 龙南县| 芒康县| 壶关县| 龙江县| 七台河市| 普格县| 海南省| 内江市| 潜江市| 昭觉县| 建阳市| 罗源县| 监利县| 卫辉市| 宕昌县| 平昌县| 宁远县| 读书| 高安市| 宣汉县| 迁安市| 孝感市| 屏边| 渑池县| 乐陵市| 衡南县| 于都县| 广宗县| 玉门市| 青阳县| 沽源县| 惠安县| 台北市| 吴堡县| 河曲县|