亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現(xiàn)在的位置是:蟲蟲下載站 > 資源下載 > VHDL/FPGA/Verilog > RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

  • 資源大小:347 K
  • 上傳時間: 2017-07-30
  • 上傳用戶:xieqinplay
  • 資源積分:2 下載積分
  • 標      簽: using fundamental the RS_latch

資 源 簡 介

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q. Normally, in storage mode, the S and R inputs are both low, and feedback maintains the Q and Q outputs in a constant state, with Q the complement of Q. If S (Set) is pulsed high while R is held low, then the Q output is forced high, and stays high when S returns to low similarly, if R (Reset) is pulsed high while S is held low, then the Q output is forced low, and stays low when R returns to low.

相 關 資 源

主站蜘蛛池模板: 镇平县| 锦州市| 宣汉县| 南通市| 济阳县| 喀喇| 二连浩特市| 紫阳县| 雅江县| 正宁县| 延庆县| 龙口市| 繁昌县| 东城区| 南宫市| 新津县| 浮梁县| 无极县| 泾阳县| 锦州市| 谢通门县| 漯河市| 黑山县| 普宁市| 仙居县| 九江县| 大田县| 遵义县| 琼中| 定边县| 长宁县| 始兴县| 信阳市| 长岭县| 呼图壁县| 平原县| 巴彦淖尔市| 鲜城| 同仁县| 清徐县| 汝城县|