亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現(xiàn)在的位置是:蟲蟲下載站 > 資源下載 > VHDL/FPGA/Verilog > RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

  • 資源大小:347 K
  • 上傳時間: 2017-07-30
  • 上傳用戶:xieqinplay
  • 資源積分:2 下載積分
  • 標      簽: using fundamental the RS_latch

資 源 簡 介

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q. Normally, in storage mode, the S and R inputs are both low, and feedback maintains the Q and Q outputs in a constant state, with Q the complement of Q. If S (Set) is pulsed high while R is held low, then the Q output is forced high, and stays high when S returns to low similarly, if R (Reset) is pulsed high while S is held low, then the Q output is forced low, and stays low when R returns to low.

相 關 資 源

主站蜘蛛池模板: 丘北县| 横山县| 安丘市| 泰州市| 绥棱县| 达拉特旗| 疏附县| 明水县| 乌拉特中旗| 芜湖市| 桂东县| 南漳县| 佛冈县| 杭州市| 佛坪县| 清新县| 那坡县| 云龙县| 梓潼县| 巴东县| 西藏| 崇阳县| 敦化市| 龙胜| 鱼台县| 尼勒克县| 邵阳市| 汽车| 南安市| 铁岭市| 茂名市| 绥芬河市| 黔南| 黑河市| 定日县| 抚顺市| 沽源县| 青田县| 观塘区| 红原县| 依安县|