亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現(xiàn)在的位置是:蟲蟲下載站 > 資源下載 > VHDL/FPGA/Verilog > RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

  • 資源大小:347 K
  • 上傳時間: 2017-07-30
  • 上傳用戶:xieqinplay
  • 資源積分:2 下載積分
  • 標      簽: using fundamental the RS_latch

資 源 簡 介

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q. Normally, in storage mode, the S and R inputs are both low, and feedback maintains the Q and Q outputs in a constant state, with Q the complement of Q. If S (Set) is pulsed high while R is held low, then the Q output is forced high, and stays high when S returns to low similarly, if R (Reset) is pulsed high while S is held low, then the Q output is forced low, and stays low when R returns to low.

相 關 資 源

主站蜘蛛池模板: 南宫市| 新民市| 绍兴县| 周宁县| 淳安县| 东海县| 健康| 荔波县| 抚远县| 三亚市| 灵璧县| 漳平市| 潞西市| 旬阳县| 金湖县| 新密市| 子洲县| 克什克腾旗| 隆德县| 铜梁县| 吉林省| 元氏县| 乌恰县| 拜泉县| 高唐县| 张家港市| 武清区| 石棉县| 阆中市| 裕民县| 巴楚县| 同心县| 武川县| 三江| 章丘市| 准格尔旗| 崇礼县| 霍山县| 拉孜县| 宝清县| 娱乐|