A design about 8051 (running at 12MHz) based system with 3 7-Seg displays and two buttons to implement the following functions.
1. When press the + button, the display C = A+B.
2. When press the button, the display C = A - B.
“A” and “B” are 8-bit inputs when “C” is 9-bit output.
資源簡介:Atmel MCU Timer design example for all of the user
上傳時間: 2016-10-30
上傳用戶:wangzhen1990
資源簡介:A design about 8051 (running at 12MHz) based system with 3 7-Seg displays and two buttons to implement the following functions.? 1. When press the + button, the display C = A+B.? 2. When press the button, the display C = A - B.? “A” an...
上傳時間: 2015-05-05
上傳用戶:guoxiy
資源簡介:定時/計數器PWM設計要點 Timer / Counter PWM design features
上傳時間: 2017-04-12
上傳用戶:冇尾飛鉈
資源簡介:Design with Operational Amplifiers and Analog Integrated Circuits –3rd Edition Design wit
上傳時間: 2013-06-12
上傳用戶:tianjinfan
資源簡介:Design Compiler 2007。新版本擴展了拓撲技術,以加速采用先進低功耗和測試技術的設計收斂,幫助設計人員提高生產效率和 IC 性能。
上傳時間: 2013-05-29
上傳用戶:yanqie
資源簡介:·Verilog?HDL:?A?Guide?to?Digital?Design?and??
上傳時間: 2013-04-24
上傳用戶:誰偷了我的麥兜
資源簡介:·Phase-Locked Loop Circuit Design
上傳時間: 2013-04-24
上傳用戶:lhc9102
資源簡介:資料->【E】光盤論文->【E5】英文書籍->CMOS Logic Circuit Design (英).pdf
上傳時間: 2013-05-22
上傳用戶:ecooo
資源簡介:·?[測試書籍]Design For Test
上傳時間: 2013-06-28
上傳用戶:txfyddz
資源簡介:·SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL-based design. First, modeling ver
上傳時間: 2013-07-14
上傳用戶:ainimao
資源簡介:·HDL Chip Design
上傳時間: 2013-06-18
上傳用戶:lizhen9880
資源簡介:·Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,Physical Compiler and Primetime
上傳時間: 2013-04-24
上傳用戶:alia
資源簡介:資料->【E】光盤論文->【E5】英文書籍->Design and Analysis of Analog Filters (英).pdf
上傳時間: 2013-04-24
上傳用戶:氣溫達上千萬的
資源簡介:PCB Design Tutorial,不錯的資料,免積分,歡迎各位下載啦,分享給大家。
上傳時間: 2013-04-24
上傳用戶:kennyplds
資源簡介:Complete.PCB.Design.Using.OrCAD.Capture.and.PCB.Edito
上傳時間: 2013-06-28
上傳用戶:hmr0452
資源簡介:FPGA-based high-order FIR filter design
上傳時間: 2013-08-06
上傳用戶:sssnaxie
資源簡介:Xilinx FPGA Design Tutorial
上傳時間: 2013-08-07
上傳用戶:一諾88
資源簡介:Digital Down Converter Design based on FPGA.
上傳時間: 2013-08-13
上傳用戶:CSUSheep
資源簡介:這是關于如何使用Design Compiler_FPGA Design Flow 軟件的說明書。
上傳時間: 2013-08-20
上傳用戶:chenxichenyue
資源簡介:An intruction to FPGA design
上傳時間: 2013-08-24
上傳用戶:時代將軍
資源簡介:The Ten Commandments of Excellent Design - fpga。硬件描述語言注意事項
上傳時間: 2013-08-24
上傳用戶:AbuGe
資源簡介:fpga design flow from Xilinx
上傳時間: 2013-08-29
上傳用戶:talenthn
資源簡介:On the design of an FPGA-Based OFDM modulator for IEEE 802.11a
上傳時間: 2013-09-02
上傳用戶:zjwangyichao
資源簡介:The DSP Design Flow workshop provides an introduction to the advanced tools you need to design and implement DSP algorithms targeting FPGAs. This intermediate workshop in implementing DSP functions focuses on learning how to use System Gene...
上傳時間: 2013-09-02
上傳用戶:joheace
資源簡介:Allegro design guide \r\nAllegro design guide
上傳時間: 2013-09-07
上傳用戶:mnacyf
資源簡介:* DESCRIPTION: DDS design BY PLD DEVICES.\r\n *\r\n * AUTHOR: Sun Yu\r\n *\r\n * HISTORY: 12/06/2002 \r\n *
上傳時間: 2013-09-09
上傳用戶:jokey075
資源簡介:protel99se pcb design
上傳時間: 2013-09-11
上傳用戶:dyctj
資源簡介:Proteus(海神)的ISIS是一款Labcenter出品的電路分析實物仿真系統,可仿真各種電路和IC,并支持單片機,元件庫齊全,使用方便,是不可多得的專業的單片機軟件仿真系統。\r\n
上傳時間: 2013-09-22
上傳用戶:wang0123456789
資源簡介:系統的介紹Proteus ISIS(英國Labcenter公司開發的電路分析與實物仿真軟件。)
上傳時間: 2013-09-27
上傳用戶:wyc199288
資源簡介:? In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to...
上傳時間: 2013-11-22
上傳用戶:han_zh