pMatlab is a toolsbox from MIT for running matlab in parallel style on a multi-Core PC or a cluster environment. These two documents summary the usage of pMatlab and running time measurements on three simple Monte Carlo simulation codes.
This is a mutlicore and cluster(of single-core,multi-Core systems) matrix inversion code.
Which uses the MPI(Message Passing Interface) for communication across the compute nodes of cluster and using thread-API based OpenMP(Open Multi Processing) between cores of intra-compute or head node.
ExcpHook is an open source (see license.txt) Exception Monitor for Windows made by Gynvael Coldwind (of Team Vexillium). t uses a ring0 driver to hook KiExceptionDispatch procedure to detect the exceptions, and then shows information about the exception on stdout (using the ring3 part of the program ofc).
The difference between this method, and the standard debug API method it that this method monitores all of XP processes, and the program does not have to attach to any other process to monitor it, hence it s harder to detect.
The code currently is considered as ALPHA, and it has been reported to BSoD sometimes (on multi core/cpu machines). Take Care!
并行總線PATA從設(shè)計(jì)至今已快20年歷史,如今它的缺陷已經(jīng)嚴(yán)重阻礙了系統(tǒng)性能的進(jìn)一步提高,已被串行ATA(Serial ATA)即SATA總線所取代。SATA作為新一代磁盤接口總線,采用點(diǎn)對點(diǎn)方式進(jìn)行數(shù)據(jù)傳輸,內(nèi)置數(shù)據(jù)/命令校驗(yàn)單元,支持熱插拔,具有150MB/s(SATA1.0)或300MB/s(SATA2.0)的傳輸速度。目前SATA已在存儲領(lǐng)域廣泛應(yīng)用,但國內(nèi)尚無獨(dú)立研發(fā)的面向FPGA的SATAIP CORE,在這樣的條件下設(shè)計(jì)面向FPGA應(yīng)用的SATA IP CORE具有重要的意義。 本論文對協(xié)議進(jìn)行了詳細(xì)的分析,建立了SATA IP CORE的層次結(jié)構(gòu),將設(shè)備端SATA IP CORE劃分成應(yīng)用層、傳輸層、鏈路層和物理層;介紹了實(shí)現(xiàn)該IPCORE所選擇的開發(fā)工具、開發(fā)語言和所選用的芯片;在此基礎(chǔ)上著重闡述協(xié)議IP CORE的設(shè)計(jì),并對各個部分的設(shè)計(jì)予以分別闡述,并編碼實(shí)現(xiàn);最后進(jìn)行綜合和測試。 采用FPGA集成硬核RocketIo MGT(RocketIo Multi-Gigabit Transceiver)實(shí)現(xiàn)了1.5Gbps的串行傳輸鏈路;設(shè)計(jì)滿足協(xié)議需求、適合FPGA設(shè)計(jì)的并行結(jié)構(gòu),實(shí)現(xiàn)了多狀態(tài)機(jī)的協(xié)同工作:在高速設(shè)計(jì)中,使用了流水線方法進(jìn)行并行設(shè)計(jì),以提高速度,考慮到系統(tǒng)不同部分復(fù)雜度的不同,設(shè)計(jì)采用部分流水線結(jié)構(gòu);采用在線邏輯分析儀Chipscope pro與SATA總線分析儀進(jìn)行片上調(diào)試與測試,使得調(diào)試工作方便快捷、測試數(shù)據(jù)準(zhǔn)確;嚴(yán)格按照SATA1.0a協(xié)議實(shí)現(xiàn)了SATA設(shè)備端IP CORE的設(shè)計(jì)。 最終測試數(shù)據(jù)表明,本論文設(shè)計(jì)的基于FPGA的SATA IP CORE滿足協(xié)議需求。設(shè)計(jì)中的SATA IP CORE具有使用方便、集成度高、成本低等優(yōu)點(diǎn),在固態(tài)電子硬盤SSD(Solid-State Disk)開發(fā)中應(yīng)用本設(shè)計(jì),將使開發(fā)變得方便快捷,更能夠適應(yīng)市場需求。