This document contains a specification for a new low pin count bus interface, dubbed LPC, that will be added to
future Intel chip-sets. The target audience for this document are system and component designers.
標(biāo)簽：
specification
interface
document
contains
上傳時(shí)間：
2013-12-22
上傳用戶：waizhang
