<rt id="uieek"></rt>
-- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k-bit Booth multiplier. -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify synthesis check -- download from: www.fpga.com.cn & www.pld.com.cn
標簽： entity-architectures Multiplier contains complete
上傳時間： 2015-07-02
上傳用戶：2467478207
-- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k-bit Booth multiplier. -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify synthesis check
標簽： entity-architectures Multiplier contains complete
上傳時間： 2014-01-22
上傳用戶：lijianyu172
Three-input Majority Voter -- The entity declaration is followed by three alternative architectures which achieve the same functionality in different ways.
標簽： architectures Three-input declaration alternative
上傳時間： 2013-12-27
上傳用戶：liansi
jbuilder開發entity bean
上傳時間： 2013-12-04
上傳用戶：zhoujunzhen
CRC Press Wireless Sensor Networks Architectures And Protocols電子書
標簽： Architectures Protocols Networks Wireless
上傳時間： 2013-11-25
上傳用戶：wff
通用寄存器的部分代碼 LIBRARY IEEE USE IEEE.STD_LOGIC_1164.ALL ENTITY traffic IS PORT(clk,sm,sb:IN bit mr,my,mg,br,by,bg:OUT bit ) END traffic
標簽： IEEE STD_LOGIC LIBRARY traffic
上傳時間： 2014-01-14
上傳用戶：水口鴻勝電器
addition/subtraction entity for the addition/subtraction unit
標簽： subtraction addition entity unit
上傳時間： 2014-01-16
上傳用戶：gtzj
VLSI Algorithms and Architectures for JPEG2000.pdf
標簽： Architectures Algorithms VLSI 2000
上傳時間： 2015-12-11
上傳用戶：yimoney
JPEG2000 Standard for Image Compression Concepts, Algorithms and VLSI Architectures
標簽： Architectures Compression Algorithms Concepts
上傳時間： 2013-12-23
上傳用戶：cc1915
Auerbach Wireless Mesh Networking Architectures Protocols and Standards,dec 2006
標簽： Architectures Networking Protocols Standards
上傳時間： 2014-01-25
上傳用戶：qq521
<li id="ekeuk"></li>