亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊(cè)

all-valid

  • 天線的好書《antenna toolkit》

    ·目錄1. Radio signals on the move 12. Antenna basics 193. Wire, connection, grounds, and all that 494. Marconi and other unbalanced antennas 695. Doublets, dipoles, and other Hertzian antennas 876. Limit

    標(biāo)簽: antenna toolkit nbsp 天線

    上傳時(shí)間: 2013-06-14

    上傳用戶:lingduhanya

  • AAC音頻解碼算法程序

    ·詳細(xì)說明:AAC音頻解碼算法程序-AAC audio frequency decoding algorithm procedure 文件列表:   AAC_Codec   .........\daac.01.11.12   .........\.............\all.h   .........\.............\audio_out.cp

    標(biāo)簽: AAC 音頻解碼 算法 程序

    上傳時(shí)間: 2013-05-26

    上傳用戶:wangchong

  • AAC Encoder

    ·文件列表:   aacenc.h   aac_qc.c   aac_qc.h   aac_se_enc.c   aac_se_enc.h   all.h   bitstream.c   bitstream.h   block.h   COPYING   dolby_def.h  

    標(biāo)簽: Encoder nbsp AAC

    上傳時(shí)間: 2013-07-01

    上傳用戶:1966640071

  • Vivado白皮書

    針對(duì)未來十年的 “All-Programmable”器件的顛覆之作

    標(biāo)簽: Vivado 白皮書

    上傳時(shí)間: 2013-04-24

    上傳用戶:hgy9473

  • Protel99se鼠標(biāo)增強(qiáng)軟件2.0

    Protel99se鼠標(biāo)增強(qiáng)軟件2.0: 2.0版本改名為“Protel99se鼠標(biāo)增強(qiáng)軟件”,是因?yàn)槭褂闷胀ㄈI鼠標(biāo)也可實(shí)現(xiàn) 放大和縮小功能。 1.0版本功能:(軟件名稱:“Protel99se增加鼠標(biāo)滾輪放大縮小功能”) 向上滾動(dòng)滾輪 --> Zoom In 放大(PageUp鍵) 向下滾動(dòng)滾輪 --> Zoom Out 縮小(PageDown鍵) 單擊中鍵 --> Zoom Pan 移動(dòng)屏幕 (Home鍵) 2.0版本新增功能: 1.在手動(dòng)布局時(shí),按鼠標(biāo)左鍵移動(dòng)元件時(shí),再點(diǎn)擊右鍵,可旋轉(zhuǎn)元件。(非常好用的功能) 2.增加鼠標(biāo)中鍵手形功能,按住中鍵,移動(dòng)鼠標(biāo),放開中鍵,為一個(gè)手形功能。 按中鍵向左移動(dòng) --> 在畫線時(shí)退回上一步(退格鍵) 按中鍵向右移動(dòng) --> 刪除有焦點(diǎn)的對(duì)象(Delete鍵) 按中鍵向上移動(dòng) --> 放置元件時(shí),進(jìn)入修改元件屬性 (Tab鍵) 按中鍵向下移動(dòng) --> 放置元件時(shí),用于旋轉(zhuǎn)元件(空格鍵) 按中鍵向左上移動(dòng) --> Zoom Out 縮?。≒ageDown鍵) 按中鍵向右下移動(dòng) --> Zoom In 放大(PageUp鍵) 按中鍵向右上移動(dòng) --> Clear 刪除所有選擇的對(duì)象(Ctrl+Delete鍵) 按中鍵向左下移動(dòng) --> Fit All Objects 顯示所有元件(Ctrl+PageDown鍵) 3.在PCB、SCH、PCBLib、SCHLib四個(gè)編輯器中都能實(shí)現(xiàn)本軟件的所有功能。

    標(biāo)簽: Protel 2.0 99 se

    上傳時(shí)間: 2013-07-02

    上傳用戶:電子世界

  • Verilog Coding Style for Efficient Digital Design

      In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

    標(biāo)簽: Efficient Verilog Digital Coding

    上傳時(shí)間: 2013-11-22

    上傳用戶:han_zh

  • 模擬IC性能的權(quán)衡 模擬到數(shù)字化設(shè)計(jì)的挑戰(zhàn)

    Abstract: Many digital devices incorporate analog circuits. For instance, microprocessors, applicationspecificintegrated circuits (ASICs), and field-programmable gate arrays (FPGAs) may have internalvoltage references, analog-to-digital converters (ADCs) or digital-to-analog converters (DACs). However,there are challenges when you integrate more analog onto a digital design. As with all things in life, inelectronics we must always trade one parameter for another, with the application dictating the propertrade-off of analog function. In this application note, we examine how the demand for economy of spaceand cost pushes analog circuits onto digital substrates, and what design challenges emerge.  

    標(biāo)簽: 模擬IC 性能 模擬 數(shù)字化設(shè)計(jì)

    上傳時(shí)間: 2013-11-17

    上傳用戶:菁菁聆聽

  • RF至數(shù)字接收器的信號(hào)鏈噪聲分析

      Designers of signal receiver systems often need to performcascaded chain analysis of system performancefrom the antenna all the way to the ADC. Noise is a criticalparameter in the chain analysis because it limits theoverall sensitivity of the receiver. An application’s noiserequirement has a signifi cant infl uence on the systemtopology, since the choice of topology strives to optimizethe overall signal-to-noise ratio, dynamic range andseveral other parameters. One problem in noise calculationsis translating between the various units used by thecomponents in the chain: namely the RF, IF/baseband,and digital (ADC) sections of the circuit.

    標(biāo)簽: 數(shù)字接收器 信號(hào)鏈 噪聲分析

    上傳時(shí)間: 2014-12-05

    上傳用戶:cylnpy

  • LTC1099基于PC的數(shù)據(jù)采集板實(shí)現(xiàn)

    A complete design for a data acquisition card for the IBM PC is detailed in this application note. Additionally, C language code is provided to allow sampling of data at speed of more than 20kHz. The speed limitation is strictly based on the execution speed of the "C" data acquisition loop. A "Turbo" XT can acquire data at speeds greater than 20kHz. Machines with 80286 and 80386 processors can go faster than 20kHz. The computer that was used as a test bed in this application was an XT running at 4.77MHz and therefore all system timing and acquisition time measurements are based on a 4.77MHz clock speed.

    標(biāo)簽: 1099 LTC 數(shù)據(jù) 采集板

    上傳時(shí)間: 2013-10-29

    上傳用戶:BOBOniu

  • PCI ExpressTM Architecture

    PCI ExpressTM Architecture Add-in Card Compliance Checklist for the PCI Express Base 1.0a SpecificationThe PCI Special Interest Group disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does the PCI Special Interest Group make a commitment to update the information contained herein.Contact the PCI Special Interest Group office to obtain the latest revision of this checklistQuestions regarding the ths document or membership in the PCI Special Interest Group may be forwarded tPCI Special Interest Group5440 SW Westgate Drive #217Portland, OR 97221Phone: 503-291-2569Fax: 503-297-1090 DISCLAIMERThis document is provided "as is" with no warranties whatsoever, including any warranty of merchantability, noninfringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample.  The PCI SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification.  No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

    標(biāo)簽: Architecture ExpressTM PCI

    上傳時(shí)間: 2013-11-03

    上傳用戶:gy592333

主站蜘蛛池模板: 金山区| 大宁县| 沙田区| 鹰潭市| 秭归县| 原阳县| 浦东新区| 偃师市| 贵阳市| 深泽县| 石城县| 科技| 多伦县| 许昌县| 建水县| 长宁县| 新宾| 定西市| 凯里市| 盘山县| 酒泉市| 郑州市| 交口县| 贵定县| 南宁市| 依安县| 南丰县| 富平县| 潼南县| 娄底市| 青海省| 韶关市| 颍上县| 易门县| 绥化市| 龙岩市| 蒙城县| 饶河县| 和顺县| 庆元县| 松原市|