This application note provides users with a general understanding of the SVF and XSVF fileformats as they apply to Xilinx devices. Some familiarity with IEEE STD 1149.1 (JTAG) isassumed. For information on using Serial Vector Format (SVF) and Xilinx Serial Vector Format(XSVF) files in embedded programming applications
標(biāo)簽： Xilinx XAPP XSVF 503
上傳時(shí)間： 2013-10-21
上傳用戶：tiantwo
This application note provides a detailed description of the Spartan™-3 configurationarchitecture. It explains the composition of the bitstream file and how this bitstream isinterpreted by the configuration logic to program the part. Additionally, a methodology ispresented that will guide the user through the readback process. This information can be usedfor partial reconfiguration or partial readback.
標(biāo)簽： Spartan XAPP 452 架構(gòu)
上傳時(shí)間： 2013-11-05
上傳用戶：透明的心情
This application note shows how to achieve low-cost, efficient serial configuration for Spartan FPGA designs. The approachrecommended here takes advantage of unused resources in a design, thereby reducing the cost, part count, memory size,and board space associated with the serial configuration circuitry. As a result, neither processor nor PROM needs to be fullydedicated to performing Spartan configuration.In particular, information is provided on how the idle processing time of an on-board controller can be used to loadconfiguration data from an off-board source. As a result, it is possible to upgrade a Spartan design in the field by sending thebitstream over a network.
標(biāo)簽： Spartan XAPP FPGA 098
上傳時(shí)間： 2014-08-16
上傳用戶：adada
Consumer display applications commonly use high-speed LVDS interfaces to transfer videodata. Spread-spectrum clocking can be used to address electromagnetic compatibility (EMC)issues within these consumer devices. This application note uses Spartan®-6 FPGAs togenerate spread-spectrum clocks using the DCM_CLKGEN primitive.
標(biāo)簽： Spartan XAPP 1065 FPGA
上傳時(shí)間： 2014-12-28
上傳用戶：yan2267246
The introduction of Spartan-3™ devices has createdmultiple changes in the evolution of embedded controldesigns and pushed processing capabilities to the “almostfreestage.” With these new FPGAs falling under $20, involume, with over 1 million system gates, and under $5for 100K gate-level units, any design with programmablelogic has a readily available 8- or 16-bit processor costingless than 75 cents and 32-bit processor for less than $1.50.
上傳時(shí)間： 2013-12-10
上傳用戶：zgu489
本白皮書主要介紹 Spartan®-6 FPGA 如何滿足大批量系統(tǒng)的需求。包括經(jīng)濟(jì)高效地驅(qū)動(dòng)商用存儲(chǔ)器芯片、構(gòu)建芯片間的高性能接口、創(chuàng)新型節(jié)電模式，這些只是高性能、低功耗、低成本 Spartan-6 FPGA 解決諸多問題的一部分。
上傳時(shí)間： 2013-11-13
上傳用戶：bibirnovis
Xilinx Next Generation 28 nm FPGA Technology Overview Xilinx has chosen 28 nm high-κ metal gate (HKMG) highperformance,low-power process technology and combined it with a new unified ASMBL™ architecture to create a new generation of FPGAs that offer lower power and higher performance. These devices enable unprecedented levels of integration and bandwidth and provide system architects and designers a fully programmable alternative to ASSPs and ASICs.
上傳時(shí)間： 2014-12-28
上傳用戶：zhang97080564
The Xilinx Zynq-7000 Extensible Processing Platform (EPP) redefines the possibilities for embedded systems, giving system and software architects and developers a flexible platform to launch their new solutions and traditional ASIC and ASSP users an alternative that aligns with today’s programmable imperative. The new class of product elegantly combines an industrystandard ARMprocessor-based system with Xilinx 28nm programmable logic—in a single device. The processor boots first, prior to configuration of the programmable logic. This, along with a streamlined workflow, saves time and effort and lets software developers and hardware designers start development simultaneously.
標(biāo)簽： xilinx Zynq 7000 EPP
上傳時(shí)間： 2013-11-01
上傳用戶：dingdingcandy
WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮點(diǎn)DSP算法實(shí)現(xiàn)方案： High-Level Implementation of Bit- and Cycle-Accurate Floating-Point DSP Algorithms with Xilinx FPGAs
上傳時(shí)間： 2013-11-07
上傳用戶：defghi010
一些應(yīng)用利用 Xilinx FPGA 在每次啟動(dòng)時(shí)可改變配置的能力，根據(jù)所需來改變 FPGA 的功能。Xilinx Platform Flash XCFxxP PROM 的設(shè)計(jì)修訂 (Design Revisioning) 功能，允許用戶在單個(gè)PROM 中將多種配置存儲(chǔ)為不同的修訂版本，從而簡化了 FPGA 配置更改。在 FPGA 內(nèi)部加入少量的邏輯，用戶就能在 PROM 中存儲(chǔ)的多達(dá)四個(gè)不同的修訂版本之間進(jìn)行動(dòng)態(tài)切換。多重啟動(dòng)或從多個(gè)設(shè)計(jì)修訂進(jìn)行動(dòng)態(tài)重新配置的能力，與 Spartan™-3E FPGA 和第三方并行 flashPROM 一起使用時(shí)所提供的 MultiBoot 選項(xiàng)相似。本應(yīng)用指南將進(jìn)一步說明 Platform Flash PROM 如何提供附加選項(xiàng)來增強(qiáng)配置失敗時(shí)的安全性，以及如何減少引腳數(shù)量和板面積。此外，Platform Flash PROM 還為用戶提供其他優(yōu)勢(shì)：iMPACT 編程支持、單一供應(yīng)商解決方案、低成本板設(shè)計(jì)和更快速的配置加載。本應(yīng)用指南還詳細(xì)地介紹了一個(gè)包含 VHDL 源代碼的參考設(shè)計(jì)。
標(biāo)簽： Platform Flash XAPP PROM
上傳時(shí)間： 2013-10-10
上傳用戶：jackgao
蟲蟲下載站版權(quán)所有 京ICP備2021023401號(hào)-1
