The TAS3204 is a highly-integrated audio system-on-chip (SOC) consisting of a fully-programmable, 48-bit digital audio processor, a 3:1 stereo analog input MUX, four ADCs, four DACs, and other analog functionality. The TAS3204 is programmable with the graphical PurePath Studio? suite of DSP code development software. PurePath Studio is a highly intuitive, drag-and-drop environment that minimizes software development effort while allowing the end user to utilize the power and flexibility of the TAS3204’s digital audio processing core. TAS3204 processing capability includes speaker equalization and crossover, volume/bass/treble control, signal mixing/MUXing/splitting, delay compensation, dynamic range compression, and many other basic audio functions. Audio functions such as matrix decoding, stereo widening, surround sound virtualization and psychoacoustic bass boost are also available with either third-party or TI royalty-free algorithms. The TAS3204 contains a custom-designed, fully-programmable 135-MHz, 48-bit digital audio processor. A 76-bit accumulator ensures that the high precision necessary for quality digital audio is maintained during arithmetic operations. Four differential 102 dB DNR ADCs and four differential 105 dB DNR DACs ensure that high quality audio is maintained through the whole signal chain as well as increasing robustness against noise sources such as TDMA interference. The TAS3204 is composed of eight functional blocks: Clocking System Digital Audio Interface Analog Audio Interface Power supply Clocks, digital PLL I2C control interface 8051 MCUcontroller Audio DSP – digital audio processing 特性 Digital Audio Processor Fully Programmable With the Graphical, Drag-and-Drop PurePath Studio? Software Development Environment 135-MHz Operation 48-Bit Data Path With 76-Bit Accumulator Hardware Single-Cycle Multiplier (28 × 48)
上傳時(shí)間： 2016-05-06
上傳用戶：fagong
Abstract—In the future communication applications, users may obtain their messages that have different importance levels distributively from several available sources, such as distributed storage or even devices belonging to other users. This scenario is the best modeled by the multilevel diversity coding systems (MDCS). To achieve perfect (information-theoretic) secrecy against wiretap channels, this paper investigates the fundamental limits on the secure rate region of the asymmetric MDCS (AMDCS), which include the symmetric case as a special case. Threshold perfect secrecy is added to the AMDCS model. The eavesdropper may have access to any one but not more than one subset of the channels but know nothing about the sources, as long as the size of the subset is not above the security level. The question of whether superposition (source separation) coding is optimal for such an AMDCS with threshold perfect secrecy is answered. A class of secure AMDCS (S-AMDCS) with an arbitrary number of encoders is solved, and it is shown that linear codes are optimal for this class of instances. However, in contrast with the secure symmetric MDCS, superposition is shown to be not optimal for S-AMDCS in general. In addition, necessary conditions on the existence of a secrecy key are determined as a design guideline.
標(biāo)簽： Fundamental Limits Secure Class on of
上傳時(shí)間： 2020-01-04
上傳用戶：kddlas
在半導(dǎo)體制冷技術(shù)的工作性能及其優(yōu)缺點(diǎn)研究的基礎(chǔ)上,設(shè)計(jì)了以單片機(jī)為核心控制元件,以TEC1-12706為執(zhí)行元件的半導(dǎo)體制冷溫度控制系統(tǒng)。采用高精度分段式PID控制算法配合PWM輸出控制的方法實(shí)現(xiàn)溫度控制;選擇數(shù)字傳感器DS18B20為溫度檢測(cè)元件,還包含1602液晶顯示模塊、按鍵調(diào)整輸入模塊和H橋驅(qū)動(dòng)模塊等。實(shí)際測(cè)試表明,該系統(tǒng)結(jié)構(gòu)簡(jiǎn)單易行,操作方便,工作性能優(yōu)良,同時(shí)針對(duì)該系統(tǒng)專門設(shè)計(jì)的溫控算法,使半導(dǎo)體制冷器能更好地適應(yīng)不同工況而充分發(fā)揮其制冷制熱工作特性。Based on the study of the performance and advantages and disadvantages of thermoelectric cooler(TEC)technology,a thermoelectric cooling temperature control system with single-chip microcomputer as the core control element and TEC1-12706 as the executive element was designed. High precision piecewise PID control algorithm combined with PWM output control method is adopted to realize temperature control. The digital sensor DS18B20 is selected as the temperature detection element. It also includes 1602 LCD module,key adjustment input module and H bridge drive module. The actual test shows that the system has simple structure,convenient operation and excellent performance. Meanwhile,the temperature control algorithm specially designed for the system can make the semiconductor cooler better adapt to different working conditions and give full play to its refrigeration and heating characteristics.
標(biāo)簽： 半導(dǎo)體 溫度控制系統(tǒng)
上傳時(shí)間： 2022-03-27
上傳用戶：
本系統(tǒng)基于STM32單片機(jī)設(shè)計(jì)的非接觸式電流檢測(cè)控制系統(tǒng),通過OPA548片將所給任意信號(hào)放大,由100Ω電阻和INA128芯片進(jìn)行電流電壓轉(zhuǎn)換放大后,利用STM32單片機(jī)對(duì)獲取的電壓信號(hào)以0.488μs頻率采樣,利用STM32單片機(jī)的FFT庫(kù),獲得信號(hào)的諧波信息。測(cè)量電流信號(hào)精準(zhǔn),該設(shè)計(jì)可廣泛應(yīng)用在以STM32單片機(jī)為核心控制器件的新型儀表中,性能精準(zhǔn)且抗干擾能力強(qiáng)。This system is a non-contact current detection and control system based on STM32 single chip microcomputer. It amplifiesany signal through OPA548 chip, converts and amplifies the current and voltage by 100 Ω resistance and INA128 chip. The obtainedvoltage signal is sampled at the frequency of 0.488 μs by STM 32 single chip microcomputer, and the harmonic information of the signalis obtained by the FFT library of STM 32 single chip microcomputer. The measurement of current signal is accurate. This design can bewidely used in a new instrument with STM 32 single chip microcomputer as its core control device, with accurate performance and stronganti-interference capability.
上傳時(shí)間： 2022-03-27
上傳用戶：
VIP專區(qū)-嵌入式/單片機(jī)編程源碼精選合集系列（86）資源包含以下內(nèi)容：1. 4*4鍵盤掃描程序,程序簡(jiǎn)單明了,注釋清晰易懂 !.2. 1、程序目的：AT91SAM7A3的CAN功能驗(yàn)證與使用指導(dǎo)。 2、功能說(shuō)明：該程序包括三個(gè)常用CAN功能的測(cè)試 1）、測(cè)試1:將CAN0 Mailbox 0中的數(shù)據(jù)傳到CAN1 Mailbox.3. ISD25120語(yǔ)音電路程序.4. 包含2個(gè)文件包 1.基于LPC213X的SD卡SPI口讀寫模塊 2. uCOS-II在LPC2000上的移植代碼.5. cc2420-A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigB.6. MSP430FG4619對(duì)LCD進(jìn)行顯示的完整工程源文件包,對(duì)MSP430和LCD顯示具有參考價(jià)值.7. Matlab_simulink在FPGA設(shè)計(jì)中的應(yīng)用.8. vhd語(yǔ)言.9. NiosII的范例.10. apache 安裝教程 apache 安裝教程.11. 凌陽(yáng)7300 原理圖 凌陽(yáng)7300 原理圖.12. C51彈片機(jī)簡(jiǎn)單計(jì)算器.13. 循環(huán)日志讀寫,用于嵌入式系統(tǒng)記載日志文件.14. RC500 source code!.15. C++編寫的日歷程序.16. 日歷加判斷第幾周,請(qǐng)輸入一個(gè)日期.17. 請(qǐng)輸入一個(gè)日期.18. epson mcu 啟動(dòng)代碼與動(dòng)畫實(shí)現(xiàn).19. 2262 lcm abcdefghijkl.20. 在EASYARM實(shí)驗(yàn)平臺(tái)上的數(shù)字/模擬轉(zhuǎn)換測(cè)試代碼.21. EASYARM2200上圖形液晶顯示代碼.22. 基于ARM處理器的SMG240128A驅(qū)動(dòng)程序.23. NiosII下UCOS和移植Linux教程,很難找到的資料.24. NIosII軟處理器快速入門,ALTERA FPGA的NIOSII入門指導(dǎo).25. SPI 4線接口spec,對(duì)硬件和驅(qū)動(dòng)有興趣的朋友可以下載.26. 在VS2005下寫的把SQLCE上的數(shù)據(jù)庫(kù)數(shù)據(jù)導(dǎo)出為XML的應(yīng)用程序.27. 這是一個(gè)關(guān)于用C語(yǔ)言編程時(shí)要在液晶顯示器上顯示漢字時(shí)需要用到的漢字字庫(kù)。.28. 一個(gè)關(guān)于交通燈控制實(shí)驗(yàn)的原理圖和程序以及詳細(xì)說(shuō)明.29. 此源代碼是基于UCOSII 以S3c44b0xARM7為主控芯片的系統(tǒng)。可以顯示世界各時(shí)區(qū)的時(shí)鐘.30. 四軸控制電機(jī)驅(qū)動(dòng)的源程序,在編譯環(huán)境中已通過.31. 一個(gè)基于ZigBee技術(shù)的無(wú)線傳感器網(wǎng)絡(luò)平臺(tái).32. 5按鍵_SD卡MP3程序.33. ADS下開發(fā)LED的一個(gè)簡(jiǎn)單例子.34. 一種基于CPLD和PC I總線的視頻采集卡的設(shè)計(jì)方案.35. arm7最小系統(tǒng)的編程原碼,具有與上位機(jī)通訊協(xié)議,能同時(shí)控制10個(gè)開關(guān)量與三個(gè)模擬量及三個(gè)脈沖量..36. 320*240液晶屏程序.37. ARM7 S3C44B0X開發(fā)板官方原理圖.38. ARM9 S3C2410外接用TFT液晶顯示模塊原理圖.39. VGA的IP核.40. ISP1362的IP核.
標(biāo)簽： 機(jī)械 技術(shù)應(yīng)用 合一 機(jī)械設(shè)計(jì)
上傳時(shí)間： 2013-06-08
上傳用戶：eeworm
信號(hào)與信息處理是信息科學(xué)中近幾年來(lái)發(fā)展最為迅速的學(xué)科之一,隨著片上系統(tǒng)(SOC,System On Chip)時(shí)代的到來(lái),FPGA正處于革命性數(shù)字信號(hào)處理的前沿。基于FPGA的設(shè)計(jì)可以在系統(tǒng)可再編程及在系統(tǒng)調(diào)試,具有吞吐量高,能夠更好地防止授權(quán)復(fù)制、元器件和開發(fā)成本進(jìn)一步降低、開發(fā)時(shí)間也大大縮短等優(yōu)點(diǎn)。然而,FPGA器件是基于SRAM結(jié)構(gòu)的編程工藝,掉電后編程信息立即丟失,每次加電時(shí),配置數(shù)據(jù)都必須重新下載,并且器件支持多種配置方式,所以研究FPGA器件的配置方案在FPGA系統(tǒng)設(shè)計(jì)中具有極其重要的價(jià)值,這也給用于可編程邏輯器件編程的配置接口電路和實(shí)驗(yàn)開發(fā)設(shè)備提出了更高的要求。 本論文基于IEEE1149.1標(biāo)準(zhǔn)和USB2.0技術(shù),完成了FPGA配置接口電路及實(shí)驗(yàn)開發(fā)板的設(shè)計(jì)與實(shí)現(xiàn)。作者在充分理解IEEE1149.1標(biāo)準(zhǔn)和USB技術(shù)原理的基礎(chǔ)上,針對(duì)Altcra公司專用的USB數(shù)據(jù)配置電纜USB-Blaster,對(duì)其內(nèi)部工作原理及工作時(shí)序進(jìn)行測(cè)試與詳細(xì)分析,完成了基于USB配置接口的FPGA芯片開發(fā)實(shí)驗(yàn)電路的完整軟硬件設(shè)計(jì)及功能時(shí)序仿真。作者最后進(jìn)行了軟硬件調(diào)試,完成測(cè)試與驗(yàn)證,實(shí)現(xiàn)了對(duì)Altera系列PLD的配置功能及實(shí)驗(yàn)開發(fā)板的功能。 本文討論的USB下載接口電路被驗(yàn)證能在Altera的QuartusII開發(fā)環(huán)境下直接使用,無(wú)須在主機(jī)端另行設(shè)計(jì)通信軟件,其兼容性較現(xiàn)有設(shè)計(jì)有所提高。由于PLD(Programmable Logic Device)廠商對(duì)其知識(shí)產(chǎn)權(quán)嚴(yán)格保密,使得基于USB接口的配置電路應(yīng)用受到很大限制,同時(shí)也加大了自行對(duì)其進(jìn)行開發(fā)設(shè)計(jì)的難度。 與傳統(tǒng)的基于PC并口的下載接口電路相比,本設(shè)計(jì)的基于USB下載接口電路及FPGA實(shí)驗(yàn)開發(fā)板具有更高的編程下載速率、支持熱插拔、體積小、便于攜帶、降低對(duì)PC硬件傷害,且具備其它下載接口電路不具備的SignalTapII嵌入式邏輯分析儀和調(diào)試NiosII嵌入式軟核處理器等明顯優(yōu)勢(shì)。從成本來(lái)看,本設(shè)計(jì)的USB配置接口電路及FPGA實(shí)驗(yàn)開發(fā)板與其同類產(chǎn)品相比有較強(qiáng)的競(jìng)爭(zhēng)力。
上傳時(shí)間： 2013-04-24
上傳用戶：lingduhanya
如今IC設(shè)計(jì)進(jìn)入了SOC(System-on-chip)設(shè)計(jì)時(shí)代。SOC是指在單一芯片上集成了微控制器、數(shù)字信號(hào)處理器、存儲(chǔ)器、I/O接口等，可以實(shí)現(xiàn)信號(hào)采集、轉(zhuǎn)換、存儲(chǔ)、處理等功能的芯片。SOC設(shè)計(jì)是基于IP可重用性的設(shè)計(jì)過程。現(xiàn)在已有不少公司成功地開發(fā)了各種SOC總線規(guī)范，以便于IP核的可復(fù)用性設(shè)計(jì)。其中，ARM公司開發(fā)的AMBA(Advanced Microcontroller Bus Arehitecture)規(guī)范已經(jīng)成為嵌入式應(yīng)用的行業(yè)標(biāo)準(zhǔn)。嵌入式SOC芯片廣泛應(yīng)用于消費(fèi)電子產(chǎn)品中，近年來(lái)隨著彩屏手機(jī)、PDA等移動(dòng)終端的普及，液晶電視等平板顯示器件的推廣，液晶顯示器已經(jīng)逐漸取代CRT成為主流的顯示器件。LCD Driver IC作為液晶顯示器的重要部件，需求量也日益增大。嵌入式液晶顯示系統(tǒng)的設(shè)計(jì)是當(dāng)今SOC設(shè)計(jì)中不可缺少的部分，而基于AMBA總線規(guī)范的LCD顯示系統(tǒng)更是具備良好的性能和較大的潛力。 本文提出了一種基于AMBA總線規(guī)范的彩色TFT-LCD數(shù)字圖像顯示解決方案，硬件設(shè)計(jì)上包括APB存儲(chǔ)接口模塊、LCD控制模塊，并用VHDL硬件描述語(yǔ)言進(jìn)行了功能仿真，采用Mentor公司Modelsim5.8完成了系統(tǒng)功能驗(yàn)證；軟件設(shè)計(jì)上完成了基于SAMSUNG公司S6D0110 TFT-LCD驅(qū)動(dòng)芯片的測(cè)試程序的編寫和系統(tǒng)測(cè)試。本設(shè)計(jì)不需要掌握TFT-LCD內(nèi)部構(gòu)造，復(fù)雜的內(nèi)部驅(qū)動(dòng)原理，只需要掌握AMBA總線規(guī)范和LCD的MPU并行接口時(shí)序，采用本課題設(shè)計(jì)出的LCD顯示控制模塊簡(jiǎn)單實(shí)用，便于推廣應(yīng)用。 本課題基于Xilinx公司的VirtexⅡ FF1152 PROTO開發(fā)平臺(tái)完成了軟件調(diào)試，實(shí)現(xiàn)了TFT-LCD圖像顯示。調(diào)試結(jié)果表明硬件和軟件設(shè)計(jì)正確且取得了較為滿意的結(jié)果。
標(biāo)簽： TFTLCD 顯示系統(tǒng)
上傳時(shí)間： 2013-06-02
上傳用戶：小楓殘?jiān)?/p>
信號(hào)與信息處理是信息科學(xué)中近幾年來(lái)發(fā)展最為迅速的學(xué)科之一,隨著片上系統(tǒng)(SOC,System On Chip)時(shí)代的到來(lái),FPGA正處于革命性數(shù)字信號(hào)處理的前沿。基于FPGA的設(shè)計(jì)可以在系統(tǒng)可再編程及在系統(tǒng)調(diào)試,具有吞吐量高,能夠更好地防止授權(quán)復(fù)制、元器件和開發(fā)成本進(jìn)一步降低、開發(fā)時(shí)間也大大縮短等優(yōu)點(diǎn)。然而,FPGA器件是基于SRAM結(jié)構(gòu)的編程工藝,掉電后編程信息立即丟失,每次加電時(shí),配置數(shù)據(jù)都必須重新下載,并且器件支持多種配置方式,所以研究FPGA器件的配置方案在FPGA系統(tǒng)設(shè)計(jì)中具有極其重要的價(jià)值,這也給用于可編程邏輯器件編程的配置接口電路和實(shí)驗(yàn)開發(fā)設(shè)備提出了更高的要求。 本論文基于IEEE1149.1標(biāo)準(zhǔn)和USB2.0技術(shù),完成了FPGA配置接口電路及實(shí)驗(yàn)開發(fā)板的設(shè)計(jì)與實(shí)現(xiàn)。作者在充分理解IEEE1149.1標(biāo)準(zhǔn)和USB技術(shù)原理的基礎(chǔ)上,針對(duì)Altcra公司專用的USB數(shù)據(jù)配置電纜USB-Blaster,對(duì)其內(nèi)部工作原理及工作時(shí)序進(jìn)行測(cè)試與詳細(xì)分析,完成了基于USB配置接口的FPGA芯片開發(fā)實(shí)驗(yàn)電路的完整軟硬件設(shè)計(jì)及功能時(shí)序仿真。作者最后進(jìn)行了軟硬件調(diào)試,完成測(cè)試與驗(yàn)證,實(shí)現(xiàn)了對(duì)Altera系列PLD的配置功能及實(shí)驗(yàn)開發(fā)板的功能。 本文討論的USB下載接口電路被驗(yàn)證能在Altera的QuartusII開發(fā)環(huán)境下直接使用,無(wú)須在主機(jī)端另行設(shè)計(jì)通信軟件,其兼容性較現(xiàn)有設(shè)計(jì)有所提高。由于PLD(Programmable Logic Device)廠商對(duì)其知識(shí)產(chǎn)權(quán)嚴(yán)格保密,使得基于USB接口的配置電路應(yīng)用受到很大限制,同時(shí)也加大了自行對(duì)其進(jìn)行開發(fā)設(shè)計(jì)的難度。 與傳統(tǒng)的基于PC并口的下載接口電路相比,本設(shè)計(jì)的基于USB下載接口電路及FPGA實(shí)驗(yàn)開發(fā)板具有更高的編程下載速率、支持熱插拔、體積小、便于攜帶、降低對(duì)PC硬件傷害,且具備其它下載接口電路不具備的SignalTapII嵌入式邏輯分析儀和調(diào)試NiosII嵌入式軟核處理器等明顯優(yōu)勢(shì)。從成本來(lái)看,本設(shè)計(jì)的USB配置接口電路及FPGA實(shí)驗(yàn)開發(fā)板與其同類產(chǎn)品相比有較強(qiáng)的競(jìng)爭(zhēng)力。
標(biāo)簽： 實(shí)驗(yàn) 評(píng)估板
上傳時(shí)間： 2013-06-07
上傳用戶：2525775
A complete design for a data acquisition card for the IBM PC is detailed in this application note. Additionally, C language code is provided to allow sampling of data at speed of more than 20kHz. The speed limitation is strictly based on the execution speed of the "C" data acquisition loop. A "Turbo" XT can acquire data at speeds greater than 20kHz. Machines with 80286 and 80386 processors can go faster than 20kHz. The computer that was used as a test bed in this application was an XT running at 4.77MHz and therefore all system timing and acquisition time measurements are based on a 4.77MHz clock speed.
標(biāo)簽： 1099 LTC 數(shù)據(jù) 采集板
上傳時(shí)間： 2013-10-29
上傳用戶：BOBOniu
高速數(shù)字系統(tǒng)設(shè)計(jì)下載pdf:High-Speed Digital SystemDesign—A Handbook ofInterconnect Theory and DesignPracticesStephen H. HallGarrett W. HallJames A. McCallA Wiley-Interscience Publication JOHN WILEY & SONS, INC.New York • Chichester • Weinheim • Brisbane • Singapore • TorontoCopyright © 2000 by John Wiley & Sons, Inc.speeddigital systems at the platform level. The book walks the reader through everyrequired concept, from basic transmission line theory to digital timing analysis, high-speedmeasurement techniques, as well as many other topics. In doing so, a unique balancebetween theory and practical applications is achieved that will allow the reader not only tounderstand the nature of the problem, but also provide practical guidance to the solution.The level of theoretical understanding is such that the reader will be equipped to see beyondthe immediate practical application and solve problems not contained within these pages.Much of the information in this book has not been needed in past digital designs but isabsolutely necessary today. Most of the information covered here is not covered in standardcollege curricula, at least not in its focus on digital design, which is arguably one of the mostsignificant industries in electrical engineering.The focus of this book is on the design of robust high-volume, high-speed digital productssuch as computer systems, with particular attention paid to computer busses. However, thetheory presented is applicable to any high-speed digital system. All of the techniquescovered in this book have been applied in industry to actual digital products that have beensuccessfully produced and sold in high volume.Practicing engineers and graduate and undergraduate students who have completed basicelectromagnetic or microwave design classes are equipped to fully comprehend the theorypresented in this book. At a practical level, however, basic circuit theory is all thebackground required to apply the formulas in this book.
標(biāo)簽： 高速數(shù)字 系統(tǒng)設(shè)計(jì)
上傳時(shí)間： 2013-10-26
上傳用戶：縹緲
蟲蟲下載站版權(quán)所有 京ICP備2021023401號(hào)-1
<delect id="goqy2"></delect>
