This application note is intended for system designers who require a hardware implementation overview of the development board features such as the power supply, the clock management, the reset control, the boot mode settings and the debug management. It shows how to use the High-density and Medium-density STM32F10xxx product families and describes the minimum hardware resources required to develop an STM32F10xxx application.
上傳時間： 2013-04-24
上傳用戶：epson850
Abstract: This application note describes how to design boost converters using the MAX17597 peakcurrent-mode controller. Boost converters can be operated in discontinuous conduction mode (DCM) orcontinuous conduction mode (CCM). This operating mode can affect the component choices, stress levelin power devices, and controller design. Formulas for calculating component values and ratingsare alsopresented.
上傳時間： 2013-11-16
上傳用戶：zcs023047
交流功率因數轉換器 特點： 精確度0.25%滿刻度 ±0.25o 多種輸入,輸出選擇 輸入與輸出絕緣耐壓2仟伏特/1分鐘 沖擊電壓測試5仟伏特(1.2x50us) (IEC255-4,ANSI C37.90a/1974) 突波電壓測試2.5仟伏特(0.25ms/1MHz) (IEC255-4) 尺寸小，穩定性高 主要規格： 精確度: 0.25% F.S. ±0.25°(23 ±5℃) 輸入負載: <0.2VA (Voltage) <0.2VA (Current) 最大過載能力: Current related input: 3 x rated continuous 10 x rated 30 sec. 25 x rated 3sec. 50 x rated 1sec. Voltage related input:maximum 2 x rated continuous 輸出反應速度: < 250ms(0~90%) 輸出負載能力: < 10mA for voltage mode < 10V for current mode 輸出之漣波: < 0.1% F.S. 歸零調整范圍: 0~ ±5% F.S. 最大值調整范圍: 0~ ±10% F.S. 溫度系數: 100ppm/℃ (0~50℃) 隔離特性: Input/Output/Power/Case 絕緣抗阻: >100Mohm with 500V DC 絕緣耐壓能力: 2KVac/1 min. (input/output/power/case) 突波測試: ANSI C37.90a/1974,DIN-IEC 255-4 impulse voltage 5KV(1.2x50us) 使用環境條件: -20~60℃(20 to 90% RH non-condensed) 存放環境條件: -30~70℃(20 to 90% RH non-condensed) CE認證: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上傳時間： 2013-10-22
上傳用戶：thing20
交流頻率轉換器 特點： 精確度0.05%滿刻度(Accuracy 0.05%F.S.) 多種輸入,輸出選擇 輸入與輸出絕緣耐壓2仟伏特/1分鐘 沖擊電壓測試5仟伏特(1.2x50us) (IEC255-4,ANSI C37.90a/1974) 突波電壓測試2.5仟伏特(0.25ms/1MHz) (IEC255-4) 尺寸小，穩定性高 2:主要規格 精確度: 0.05% F.S. (23 ±5℃) 輸入負載: <0.2VA 最大過載能力:maximum 2 x rated continuous 輸出反應時間: <250ms (0~90%) 輸出負載能力: <10mA for voltage mode <10V for current mode 輸出漣波: <0.1% F.S. 歸零調整范圍: 0~±5% F.S. 最大值調整范圍: 0~±10% F.S. 溫度系數: 50ppm/℃ (0~50℃) 隔離特性: Input/Output/Power/Case 絕緣抗阻: >100M ohm with 500V DC 絕緣耐壓能力: 2KVac/1 min. (input/output/power) 行動測試: ANSI C37.90a/1974,DIN-IEC 255-4 impulse voltage 5KV (1.2 x 50us) 突波測試: 2.5KV-0.25ms/1MHz 使用環境條件: -20~60℃(20 to 90% RH non-condensed) 存放環境條件: -30~70℃(20 to 90% RH non-condensed) CE認證: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上傳時間： 2013-10-11
上傳用戶：xzt
交流電壓，電流轉換器 特點： 精確度0.25%滿刻度(RMS) 多種輸入,輸出選擇 輸入與輸出絕緣耐壓2仟伏特/1分鐘 沖擊電壓測試5仟伏特(1.2x50us) (IEC255-4,ANSI C37.90a/1974) 突波電壓測試2.5仟伏特(0.25ms/1MHz) (IEC255-4) 尺寸小，穩定性高 2:主要規格 精確度:0.25%F.S.(RMS) (23 ±5℃) 輸入負載: <0.2VA(voltage) <0.2VA(current) 最大過載能力: Current related input:3 x rated continuous 10 x rated 30 sec. ,25 x rated 3sec. 50 x rated 1sec. Voltage related input:maximum 2x rated continuous 輸出反應時間: <250ms (0~90%) 輸出負載能力: <10mA for voltage mode <10V for current mode 輸出漣波: <0.1% F.S. 歸零調整范圍: 0~±5% F.S. 最大值調整范圍: 0~±10% F.S. 溫度系數: 100ppm/℃ (0~50℃) 隔離特性: Input/Output/Power/Case 絕緣抗阻: >100Mohm with 500V DC 絕緣耐壓能力: 2KVac/1 min. (input/output/power) 行動測試: ANSI C37.90a/1974,DIN-IEC 255-4 impulse voltage 5KV (1.2 x 50us) 突波測試: 2.5KV-0.25ms/1MHz 使用環境條件: -20~60℃(20 to 90% RH non-condensed) 存放環境條件: -30~70℃(20 to 90% RH non-condensed) CE認證: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上傳時間： 2013-11-09
上傳用戶：非衣2016
Abstract: Alexander Graham Bell patented twisted pair wires in 1881. We still use them today because they work so well. In addition we have the advantage ofincredible computer power within our world. Circuit simulators and filter design programs are available for little or no cost. We combine the twisted pair and lowpassfilters to produce spectacular rejection of radio frequency interference (RFI) and electromagnetic interference (EMI). We also illustrate use of a precision resistorarray to produce a customizable differential amplifier. The precision resistors set the gain and common mode rejection ratios, while we choose the frequencyresponse.
上傳時間： 2014-11-26
上傳用戶：Vici
采用電流模脈寬調制控制方案的電池充電芯片設計,鋸齒波信號的線性度較好,當負載電路減小時,自動進入Burst Mode狀態提高系統的效率。整個電路基于1.0 μm 40 V CMOS工藝設計,通過Hspice完成了整體電路前仿真驗證和后仿真,仿真結果表明,振蕩電路的性能較好,可廣泛應用在PWM等各種電子電路中。
上傳時間： 2014-12-23
上傳用戶：kangqiaoyibie
A fully differential amplifi er is often used to converta single-ended signal to a differential signal, a designwhich requires three signifi cant considerations: theimpedance of the single-ended source must match thesingle-ended impedance of the differential amplifi er,the amplifi er’s inputs must remain within the commonmode voltage limits and the input signal must be levelshifted to a signal that is centered at the desired outputcommon mode voltage.
上傳時間： 2013-11-09
上傳用戶：wweqas
ANALOG INPUT BANDWIDTH is a measure of the frequencyat which the reconstructed output fundamental drops3 dB below its low frequency value for a full scale input. Thetest is performed with fIN equal to 100 kHz plus integer multiplesof fCLK. The input frequency at which the output is −3dB relative to the low frequency input signal is the full powerbandwidth.APERTURE JITTER is the variation in aperture delay fromsample to sample. Aperture jitter shows up as input noise.APERTURE DELAY See Sampling Delay.BOTTOM OFFSET is the difference between the input voltagethat just causes the output code to transition to the firstcode and the negative reference voltage. Bottom Offset isdefined as EOB = VZT–VRB, where VZT is the first code transitioninput voltage and VRB is the lower reference voltage.Note that this is different from the normal Zero Scale Error.CONVERSION LATENCY See PIPELINE DELAY.CONVERSION TIME is the time required for a completemeasurement by an analog-to-digital converter. Since theConversion Time does not include acquisition time, multiplexerset up time, or other elements of a complete conversioncycle, the conversion time may be less than theThroughput Time.DC COMMON-MODE ERROR is a specification which appliesto ADCs with differential inputs. It is the change in theoutput code that occurs when the analog voltages on the twoinputs are changed by an equal amount. It is usually expressed in LSBs.
上傳時間： 2013-11-12
上傳用戶：pans0ul
模擬集成電路的設計與其說是一門技術，還不如說是一門藝術。它比數字集成電路設計需要更嚴格的分析和更豐富的直覺。嚴謹堅實的理論無疑是嚴格分析能力的基石，而設計者的實踐經驗無疑是誕生豐富直覺的源泉。這也正足初學者對學習模擬集成電路設計感到困惑并難以駕馭的根本原因。.美國加州大學洛杉機分校(UCLA)Razavi教授憑借著他在美國多所著名大學執教多年的豐富教學經驗和在世界知名頂級公司(AT&T，Bell Lab，HP)卓著的研究經歷為我們提供了這本優秀的教材。本書自2000午出版以來得到了國內外讀者的好評和青睞，被許多國際知名大學選為教科書。同時，由于原著者在世界知名頂級公司的豐富研究經歷，使本書也非常適合作為CMOS模擬集成電路設計或相關領域的研究人員和工程技術人員的參考書。... 本書介紹模擬CMOS集成電路的分析與設計。從直觀和嚴密的角度闡述了各種模擬電路的基本原理和概念，同時還闡述了在SOC中模擬電路設計遇到的新問題及電路技術的新發展。本書由淺入深，理論與實際結合，提供了大量現代工業中的設計實例。全書共18章。前10章介紹各種基本模塊和運放及其頻率響應和噪聲。第11章至第13章介紹帶隙基準、開關電容電路以及電路的非線性和失配的影響，第14、15章介紹振蕩器和鎖相環。第16章至18章介紹MOS器件的高階效應及其模型、CMOS制造工藝和混合信號電路的版圖與封裝。 1 Introduction to Analog Design 2 Basic MOS Device Physics 3 Single-Stage Amplifiers 4 Differential Amplifiers 5 Passive and Active Current Mirrors 6 Frequency Response of Amplifiers 7 Noise 8 Feedback 9 Operational Amplifiers 10 Stability and Frequency Compensation 11 Bandgap References 12 Introduction to Switched-Capacitor Circuits 13 Nonlinearity and Mismatch 14 Oscillators 15 Phase-Locked Loops 16 Short-Channel Effects and Device Models 17 CMOS Processing Technology 18 Layout and Packaging
上傳時間： 2014-12-23
上傳用戶：杜瑩12345
