介紹了基于單片機(jī)C8051F020的通用串口適配器的設(shè)計(jì)與實(shí)現(xiàn)方法，即由單片機(jī)控制的智能化一對(duì)多口收發(fā)信號(hào)轉(zhuǎn)換器。通過采用C51對(duì)單片機(jī)進(jìn)行編程，控制與RS-232（標(biāo)準(zhǔn)RS-232電平）、RS232(TTL電平)、RS-422接口的數(shù)據(jù)通信；采用C++ Builder作為開發(fā)平臺(tái)，通過RS-232接口實(shí)現(xiàn)上位機(jī)對(duì)適配器各個(gè)通信端口的控制。 Abstract: Design and realization of a universal serial port adapter based on the MCU C8051F020 are introduced.The adapter is an intelligent one-to-more receiving and transmitting signal converter controlled by the MCU. By programming the MCU with the language C51,MCU control data communication between the MCU and RS-232(RS-232 level),RS-232(TTL level),RS-422 port; Using C++ Builder as the development plane, by one RS232 port, the upper PC can control each of the communication port of the adapter.
上傳時(shí)間： 2013-11-19
上傳用戶：hebanlian
Safety GuidelinesThis manual contains notices which you should observe to ensure your own personal safety, as well as toprotect the product and connected equipment. These notices are highlighted in the manual by a warningtriangle and are marked as follows according to the level of danger:
標(biāo)簽： Programmable 300 and
上傳時(shí)間： 2013-12-12
上傳用戶：fandeshun
The MSP-FET430PIF is a Parallel Port interface (does not include target board) that is used to program and debug MSP430 FET tools and test boards through the JTAG interface. This interface is included in our FET tools, but sold without the development board. This interface uses a Parallel PC Port to communicate to the Debugger Software (IAR Kickstart software included) running on the PC. The interface uses the standard 14 pin header to communicate to the MSP430 device using the standard JTAG protocol. The flash memory can be erased and programmed in seconds with only a few keystrokes, and since the MSP430 flash is extremely low power, no external power supply is required. The tool has an integrated software environment and connects directly to the PC which greatly simplifies the set-up and use of the tool. The flash development tool supports development with all MSP430 flash parts. Features MSP430 debugging interface to connect a MSP430-Flash-device to a Parallel port on a PC Supports JTAG debug protocol (NO support for Spy-Bi-Wire (2-wire JTAG) debug protocol, Spy-Bi-Wire (2-wire JTAG) is supported by MSP-FET430UIF) Parallel Port cable and a 14-conductor target cable Full documentation on CD ROM Integrated IAR Kickstart user interface which includes: Assembler Linker Limulator Source-level debugger Limited C-compiler Technical specifications: Backwardly compatable with existing FET tool boards.
上傳時(shí)間： 2013-10-26
上傳用戶：fengweihao158@163.com
NXP Semiconductor designed the LPC2400 microcontrollers around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded Trace. The LPC2400 microcontrollers have 512 kB of on-chip high-speedFlash memory. This Flash memory includes a special 128-bit wide memory interface andaccelerator architecture that enables the CPU to execute sequential instructions fromFlash memory at the maximum 72 MHz system clock rate. This feature is available onlyon the LPC2000 ARM Microcontroller family of products. The LPC2400 can execute both32-bit ARM and 16-bit Thumb instructions. Support for the two Instruction Sets meansEngineers can choose to optimize their application for either performance or code size atthe sub-routine level. When the core executes instructions in Thumb state it can reducecode size by more than 30 % with only a small loss in performance while executinginstructions in ARM state maximizes core performance.
上傳時(shí)間： 2013-11-15
上傳用戶：zouxinwang
What is New in C51 Version 8.18[Device Support]Added debug support for the NXP P89LPC9408 in the LPC900 EPM Emulator/Programmer.[New Supported Device]Nuvoton W681308 device.[New Supported Device]NXP P89LPC9201, P89LPC9211, P89LPC922A1, P89LPC9241, P89LPC9251, P89LPC9301, P89LPC931A1, P89LPC9331, P89LPC9341, and P89LPC9351 devices.[New Supported Device]SiLabs C8051F500, C8051F501, C8051F504, C8051F505, C8051F506, C8051F507, C8051F508, C8051F509, C8051F510, and C8051F511 devices.[ULINK2 Support]Corrected potential deadlock on ST uPSD targets.[Device Simulation]Corrected simulation of Infineon XC800 MDU.[Device Simulation]Corrected behaviour of EXFn and TOGn on SiLabs C8051F12x/F13x devices.[Device Simulation]Added simulation for Atmel AT89C51RE2, including simulation of second UART.[Cx51 Compiler]Corrected failed initialization on far addresses when the object is located with _at_. 本資料僅供學(xué)習(xí)評(píng)估之用,請(qǐng)勿用于商業(yè)用途!請(qǐng)?jiān)趯W(xué)習(xí)評(píng)估24小時(shí)內(nèi)刪除.
上傳時(shí)間： 2013-11-01
上傳用戶：panpanpan
The LPC1769/68/67/66/65/64 are ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.
上傳時(shí)間： 2014-02-20
上傳用戶：13215175592
Virtex-5, Spartan-DSP FPGAs Application Note This application note demonstrates how efficient implementations of Digital Up Converters(DUC) and Digital Down Converters (DDC) can be done by leveraging the Xilinx DSP IPportfolio for increased productivity and reduced time to development. Step-by-step instruction is given on how to perform system-level trade off analysis and develop the most efficient FPGA implementation, thus allowing engineers a flexible, low-cost and low-power alternative to ASSP technologies.
標(biāo)簽： Spartan-DSP Virtex FPGAs Ap
上傳時(shí)間： 2013-10-23
上傳用戶：raron1989
1.The C Programming Language is a powerful, flexible andpotentially portable high-level programming language. 2.The C language may be used successfully to create a programfor an 8-bit MCU, but to produce the most efficient machinecode, the programmer must carefully construct the C Languageprogram.3.The programmer must not only create an efficient high leveldesign, but also pay attention to the detailed implementation.
標(biāo)簽： FREESCALE 單片機(jī) 編程 教程
上傳時(shí)間： 2013-12-27
上傳用戶：huanglang
匯編器在微處理器的驗(yàn)證和應(yīng)用中舉足輕重，如何設(shè)計(jì)通用的匯編器一直是研究的熱點(diǎn)之一。本文提出了一種開放式的匯編器系統(tǒng)設(shè)計(jì)思想，在匯編語言與機(jī)器語言間插入中間代碼CMDL（code mapping description language）語言，打破匯編語言與機(jī)器語言的直接映射關(guān)系，由此建立起一套描述匯編語言與機(jī)器語言的開放式映射體系。基于此開放式映射體系開發(fā)了一套匯編器系統(tǒng)，具有較高層次上的通用性和可移植性。【關(guān)鍵詞】指令集，CMDL，匯編器，開放式 Design of Retargetable Assembler System Liu Ling Feng Wen Nan Wang Ying Chun Jiang An Ping Ji Li Jiu IME of Peking University, 100871【摘要】An assembler plays a very important role in the field of microprocessor verifications and applications, thus how to build a retargetable assembler system has been a hotspot in this field for long time. This paper presents a new method about the retargetable assembler system design.It provides a kind of language CMDL, code mapping description language. During the process of assembling, assembler languages are firstly translated to CMDL, and then mapped to the machine codes. In an other word, CMDL is inserted between assembler languages and machine codes during the translation procedure. As a medium code, CMDL has a lot of features, such as high extraction, strong descript capabilities. It can describe almost all attributes of assembler languages. By breaking the direct mapping relationship between assembler languages and machine codes, the complexities of machine codes are hided to the users, therefore, the new retargetable assembler system has higher retargetable level by converting the mapping from assembler languages and machine codes to assembler languages and CMDL, and implementationof it becomes easier. Based on the new mapping system structure, a retargetable assemblersystem is developed. It proved the whole system has good retargetability and implantability.【關(guān)鍵詞】instruction set, symbol table, assembler, lexical analysis, retargetability
上傳時(shí)間： 2013-10-10
上傳用戶：meiguiweishi
The Philips family of Multiplexers and Switches consists of bi-directional translating switches controlled via the I2C or SMBus to fan out an upstream SCL/SDA pair to 2, 4 or 8 downstream channels of SCx/SDx pairs. The Multiplexers allow only one downstream channel to be selected at a time, while the Switches allow any individual downstream channel or combination of downstream channels to be selected, depending on the content of the programmable control register. Once one or several channels have been selected, the device acts as a wire, allowing the master on the upstream channel to send commands to devices on all the active downstream channels, and devices on the active downstream channels to communicate with each other and the master. External pull-up resistors are used to pull each individual channel up to the desired voltage level. Combined interrupt output and hardware reset input are device options that are featured.
上傳時(shí)間： 2013-10-11
上傳用戶：dianxin61
蟲蟲下載站版權(quán)所有 京ICP備2021023401號(hào)-1
