亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

Multi-Standard

  • tw9910 datashhet

    The TW9910 is a Multi-Standard video decoder and encoder chip that is designed for multimedia applications. It uses the mixed-signal 1.8V CMOS technology to provide a low- power integrated solution.

    標簽: datashhet 9910 tw

    上傳時間: 2013-04-24

    上傳用戶:金宜

  • Multi-Standard+CMOS+Wireless+Receivers

    Wireless communication is witnessing  tremendous growth with great proliferation of different standards covering wide ,local and personal area networks

    標簽: Multi-Standard Receivers Wireless CMOS

    上傳時間: 2020-05-31

    上傳用戶:shancjb

  • Software+Radio

    Software Radio (SR) is one of the most important emerging technologies for the future of wireless communication services. By moving radio functionality into software, it promises to give flexible radio systems that are multi-service, multi- standard, multi-band, reconfigurable and reprogrammable by software. Today’s radios are matched to a particular class of signals that are well defined bytheircarrierfrequencies,modulationformatsandbandwidths.Aradiotransmitter today can only up convert signals with well-defined bandwidths over defined center frequencies, while, on the other side of the communication chain, a radio receiver can only down convert well-defined signal bandwidths, transmitted over specified carrier frequencies.

    標簽: Software Radio

    上傳時間: 2020-06-01

    上傳用戶:shancjb

  • CDMA Wireless AT Commands. This contains the standard AT commands used by CDMA mobiles and modems.

    CDMA Wireless AT Commands. This contains the standard AT commands used by CDMA mobiles and modems. This file is from Multi Tech Systems.

    標簽: CDMA Wireless Commands contains

    上傳時間: 2017-02-12

    上傳用戶:rocwangdp

  • MULTI-CARRIER DIGITAL COMMUNICATIONS

    Multi-carrier modulation? Orthogonal Frequency Division Multi- plexing (OFDM) particularly? has been successfully applied to a wide variety of digital communications applications over the past several years. Although OFDM has been chosen as the physical layer standard for a diversity of important systems? the theory? algorithms? and implementation techniques remain subjects of current interest. This is clear from the high volume of papers appearing in technical journals and conferences.

    標簽: COMMUNICATIONS MULTI-CARRIER DIGITAL

    上傳時間: 2020-05-31

    上傳用戶:shancjb

  • IEEE Std 1364-2001 Standard Verilog hardware description language

    ·IEEE Std 1364-2001 Standard Verilog hardware description language

    標簽: nbsp description Standard hardware

    上傳時間: 2013-06-20

    上傳用戶:蟲蟲蟲蟲蟲蟲

  • Xilinx UltraScale:新一代架構滿足您的新一代架構需求(EN)

      中文版詳情瀏覽:http://www.elecfans.com/emb/fpga/20130715324029.html   Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture    The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications.   The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation.   Some of the UltraScale architecture breakthroughs include:   • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50%    • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability   • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization   • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard    • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets   • Greatly enhanced DSP and packet handling   The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.

    標簽: UltraScale Xilinx 架構

    上傳時間: 2013-11-13

    上傳用戶:瓦力瓦力hong

  • Embedded C Coding Standard

    Embedded C Coding Standard 嵌入式標準C

    標簽: Embedded Standard Coding

    上傳時間: 2013-11-02

    上傳用戶:xiaoyuer

  • Xilinx UltraScale:新一代架構滿足您的新一代架構需求(EN)

      中文版詳情瀏覽:http://www.elecfans.com/emb/fpga/20130715324029.html   Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture    The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications.   The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation.   Some of the UltraScale architecture breakthroughs include:   • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50%    • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability   • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization   • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard    • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets   • Greatly enhanced DSP and packet handling   The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.

    標簽: UltraScale Xilinx 架構

    上傳時間: 2013-11-21

    上傳用戶:wxqman

  • multi-line Adjunct Communication Server

    multi-line Adjunct Communication Server

    標簽: Communication multi-line Adjunct Server

    上傳時間: 2015-01-03

    上傳用戶:784533221

主站蜘蛛池模板: 阳朔县| 甘泉县| 龙里县| 新余市| 阳东县| 木里| 农安县| 临澧县| 宝应县| 门头沟区| 阿拉尔市| 乐都县| 沐川县| 乌审旗| 仪陇县| 徐水县| 三都| 莎车县| 南澳县| 嘉峪关市| 巴林右旗| 靖边县| 疏附县| 昭通市| 来宾市| 卓资县| 邻水| 玉环县| 石柱| 北京市| 宁武县| 宝坻区| 临桂县| 拉孜县| 滕州市| 东至县| 新竹市| 昌邑市| 镶黄旗| 密云县| 民县|