亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

Multi-Digital

  • 高速數(shù)字設(shè)計

    ·【原 書 名】 High-Speed Digital Design:A Handbook of Black Magic  【原出版社】 Addison Wesley/Pearson  【作  者】[美]Howard Johnson,Martin Graham [同作者作品] [作譯者介紹]  【譯  者】 沈立[同譯者作品] 朱來文 陳宏偉 等  【叢 書

    標(biāo)簽: 高速數(shù)字

    上傳時間: 2013-07-03

    上傳用戶:GeekyGeek

  • 雙音多頻的DTMF信號編碼程序(產(chǎn)生DTMF信號進(jìn)行編碼)

    ·詳細(xì)說明:雙音多頻的DTMF信號編碼程序,產(chǎn)生DTMF信號進(jìn)行編碼。- The double sound multi- frequencies DTMF signal coded program, produces the DTMF signal to carry on the code.

    標(biāo)簽: DTMF 雙音多頻 信號編碼 信號

    上傳時間: 2013-04-24

    上傳用戶:yangzhiwei

  • an fpga implementation of the image space reconstruction algorithm for hyperspectral imaging analysi

    1.an fpga implementation of the image space reconstruction algorithm for hyperspectral imaging analysis\r\n2. fpga implemention of a median filter\r\n3. fpga implementation of digital filters\r\n4.hardware acceleration of edge detection algorithm on fpgas

    標(biāo)簽: implementation reconstruction hyperspectral algorithm

    上傳時間: 2013-08-07

    上傳用戶:ytulpx

  • [模擬和數(shù)字電子電路基礎(chǔ)].Agarwal.&.Lang.(2005).Foundations.of.Analog.and.Digital.Electronic.Circuits

    模擬和數(shù)字電子電路基礎(chǔ)

    標(biāo)簽: Foundations Electronic Circuits Agarwal

    上傳時間: 2013-11-15

    上傳用戶:fdfadfs

  • 基于CORDIC算法的高速ODDFS電路設(shè)計

    為了滿足現(xiàn)代高速通信中頻率快速轉(zhuǎn)換的需求,基于坐標(biāo)旋轉(zhuǎn)數(shù)字計算(CORDIC,Coordinate Rotation Digital Computer)算法完成正交直接數(shù)字頻率合成(ODDFS,Orthogonal Direct Digital Frequency Synthesizer)電路設(shè)計方案。采用MATLAB和Xilinx System Generator開發(fā)工具搭建電路的系統(tǒng)模型,通過現(xiàn)場可編程門陣列(FPGA,F(xiàn)ield Programmable Gate Array)完成電路的寄存器傳輸級(RTL,Register Transfer Level)驗證,仿真結(jié)果表明電路設(shè)計具有很高的有效性和可行性。

    標(biāo)簽: CORDIC ODDFS 算法 電路設(shè)計

    上傳時間: 2013-11-09

    上傳用戶:hfnishi

  • 模擬IC性能的權(quán)衡 模擬到數(shù)字化設(shè)計的挑戰(zhàn)

    Abstract: Many digital devices incorporate analog circuits. For instance, microprocessors, applicationspecificintegrated circuits (ASICs), and field-programmable gate arrays (FPGAs) may have internalvoltage references, analog-to-digital converters (ADCs) or digital-to-analog converters (DACs). However,there are challenges when you integrate more analog onto a digital design. As with all things in life, inelectronics we must always trade one parameter for another, with the application dictating the propertrade-off of analog function. In this application note, we examine how the demand for economy of spaceand cost pushes analog circuits onto digital substrates, and what design challenges emerge.  

    標(biāo)簽: 模擬IC 性能 模擬 數(shù)字化設(shè)計

    上傳時間: 2013-11-17

    上傳用戶:菁菁聆聽

  • D類數(shù)字輸入放大器的簡化系統(tǒng)設(shè)計

    Abstract: This application note describes a new generation of digital-input Class D audio amplifiers that achieve high PSRRperformance, comparable to traditional analog Class D amplifiers. More importantly, these digital-input Class D amplifiersprovide additional benefits of reduced power, complexity, noise, and system cost.

    標(biāo)簽: 數(shù)字輸入放大器 系統(tǒng)設(shè)計

    上傳時間: 2013-12-20

    上傳用戶:JIUSHICHEN

  • 音頻數(shù)模轉(zhuǎn)換器DAC抖動的靈敏度分析

    Abstract: This application note describes how sampling clock jitter (time interval error or "TIE jitter") affectsthe performance of delta-sigma digital-to-analog converters (DACs). New insights explain the importanceof separately specifying low-frequency (< 2x passband frequency) and high-frequency or wideband (> 2xpassband frequency) jitter tolerance in these devices. The article also provides an application example ofa simple highly jittered cycle-skipped sampling clock and describes a method for generating a properbroadband jittered clock. The document then goes on to compare Maxim's audio DAC jitter tolerance tocompetitor audio DACs. Maxim's exceptionally high jitter tolerance allows very simple and low-cost sampleclock implementations.

    標(biāo)簽: DAC 音頻 數(shù)模轉(zhuǎn)換器 抖動

    上傳時間: 2013-10-25

    上傳用戶:banyou

  • 高集成數(shù)字RF調(diào)制器解決方案

    Abstract: A digital RF modulator, an integrated solution that satisfies stringent DOCSIS RF-performancerequirements, takes advantage of modern technologies like high-performance wideband digital-to-analogconversion and CMOS technology scaling. This application note describes the concept and advantages ofa digital quadrature amplitude modulation (QAM) modulator that uses the direct-RF architecture to enablea cable access platform (CCAP) system.

    標(biāo)簽: 集成 數(shù)字RF 調(diào)制器 方案

    上傳時間: 2013-10-20

    上傳用戶:drink!

  • MAX5713-MAX5715數(shù)據(jù)資料

    The MAX5713/MAX5714/MAX5715 4-channel, low-power,8-/10-/12-bit, voltage-output digital-to-analog converters(DACs) include output buffers and an internal referencethat is selectable to be 2.048V, 2.500V, or 4.096V. TheMAX5713/MAX5714/MAX5715 accept a wide supplyvoltage range of 2.7V to 5.5V with extremely low power(3mW) consumption to accommodate most low-voltageapplications. A precision external reference input allowsrail-to-rail operation and presents a 100kI (typ) load toan external reference.

    標(biāo)簽: MAX 5713 5715 數(shù)據(jù)資料

    上傳時間: 2013-12-23

    上傳用戶:ArmKing88

主站蜘蛛池模板: 吕梁市| 泰宁县| 蒙山县| 焦作市| 修水县| 荣成市| 金沙县| 武陟县| 浠水县| 女性| 延津县| 道真| 石门县| 隆安县| 五华县| 博湖县| 景洪市| 保康县| 利津县| 五家渠市| 阿图什市| 乐至县| 潼南县| 阳信县| 新源县| 甘泉县| 谢通门县| 双峰县| 定州市| 常宁市| 怀化市| 陈巴尔虎旗| 永善县| 静乐县| 河北省| 泾川县| 湟中县| 乐亭县| 洞口县| 通化县| 锦屏县|