Communication, a word that many associate with modern technology, actually has nothing to do with technology. At its core, communication involves nothing more than the spoken or written word, and symbolic languages like art and music. Technology has become synonymous with communication because technology has historically been the method by which communication to or by the general population takes place.
標(biāo)簽： IMPLEMENTing 802.11
上傳時間： 2020-05-27
上傳用戶：shancjb
This document provides general hardware and layoutconsiderations and guidelines for hardware engineersIMPLEMENTing a DDR3 memory subsystem.The rules and recommendations in this document serve as aninitial baseline for board designers to begin their specificimplementations, such as fly-by memory topology.
標(biāo)簽： ddr3
上傳時間： 2021-11-21
上傳用戶：
電子書-RTL Design Style Guide for Verilog HDL540頁A FF having a fixed input value is generated from the description in the upper portion of Example 2-21. In this case, ’0’ is output when the reset signal is asynchronously input, and ’1’ is output when the START signal rises. Therefore, the FF data input is fixed at the power supply, since the typical value ’1’ is output following the rise of the START signal. When FF input values are fixed, the fixed inputs become untestable and the fault detection rate drops. When IMPLEMENTing a scan design and converting to a scan FF, the scan may not be executed properl not be executed properly, so such descriptions , so such descriptions are not are not recommended. recommended.[1] As in the lower part of Example 2-21, be sure to construct a synchronous type of circuit and ensure that the clock signal is input to the clock pin of the FF. Other than the sample shown in Example 2-21, there are situations where for certain control signals, those that had been switched due to the conditions of an external input will no longer need to be switched, leaving only a FF. If logic exists in a lower level and a fixed value is input from an upper level, the input value of the FF may also end up being fixed as the result of optimization with logic synthesis tools. In a situation like this, while perhaps difficult to completely eliminate, the problem should be avoided as much as possible.
標(biāo)簽： RTL verilog hdl
上傳時間： 2022-03-21
上傳用戶：canderile
基于FPGA設(shè)計的相關(guān)論文資料大全 84篇用FPGA實現(xiàn)FFT的研究 劉朝暉 韓月秋 摘 要 目的 針對高速數(shù)字信號處理的要求，給出了用現(xiàn)場可編程門陣列(FPGA)實現(xiàn)的 快速傅里葉變換(FFT)方案.方法 算法為按時間抽取的基4算法，采用遞歸結(jié)構(gòu)的塊浮點運 算方案，蝶算過程只擴(kuò)展兩個符號位以適應(yīng)雷達(dá)信號處理的特點，乘法器由陣列乘法器實 現(xiàn).結(jié)果 采用流水方式保證系統(tǒng)的速度，使取數(shù)據(jù)、計算旋轉(zhuǎn)因子、復(fù)乘、DFT等操作協(xié) 調(diào)一致，在計算、通信和存儲間取得平衡，避免了瓶頸的出現(xiàn).結(jié)論 實驗表明，用FPGA 實現(xiàn)高速數(shù)字信號處理的算法是一個可行的方案. 關(guān)鍵詞 離散傅里葉變換； 快速傅里葉變換； 塊浮點運算； 可編程門陣列 分類號 TP39； TN957.511 Implementation of FFT with FPGA Technology Liu Zhaohui Han Yueqiu (Department of Electronics Engineering, Beijing Institute of Technology, Beijing 100081) Abstract Aim To propose a scheme for IMPLEMENTing FFT with FPGA in accor-dance with the requirement for high speed digital signal processing. Methods The structure of FPGA and requirement of system were considered in the experiment, radix-4 algorithm of DIT and recursive structure were adopted. The group float point arithmetic operation was used in the butterfly and the array multiplier was used to realize multiplication. Results The pipeline pattern was used to ensure the system speed, it made fetching data, calculating twiddle factor, complex multiplication and D
標(biāo)簽： fpga
上傳時間： 2022-03-23
上傳用戶：
VIP專區(qū)-嵌入式/單片機(jī)編程源碼精選合集系列（38）資源包含以下內(nèi)容：1. 看看名字就應(yīng)該知道是干什么用的了吧！ 這可是個好東東！我搜索了很久才找到的！ 獨樂樂.2. 51單片機(jī)c語言中斷的實現(xiàn) 還有很多例子可以參考。包括常用的中斷模塊 c語言單片機(jī)開發(fā)很有用.3. 這是利用C51語言編寫的讀寫AT24C512的程序.4. 這是利用CYPRESS CY7C63723匯編語言編寫的讀寫AT24C512的程序.5. 這個是我參考過的多級菜單.6. 可以用H.264編碼解碼器源碼(c語言).7. Application of Bootstrap Loader in MSP430 With Flash Hardware and Software Proposal.8. Features of the MSP430 Bootstrap Loader.9. IMPLEMENTing a Real-Time Clock on the MSP430.10. Experiments for the MSP430 Starter Kit.11. Solid State Voice Recorder Using Flash MSP430.12. Application of Bootstrap Loader in MSP430 With Flash Hardware and Software Proposal.13. Interfacing the DAC8574 to the MSP430F449.14. Interfacing the MSP430 and TMP100 Temperature Sensor.15. Ultrasonic Distance Measurement With the MSP430.16. IMPLEMENTing a Direct Thermocouple Interface With the MSP430x4xx and ADS1240.17. 24點漢字的C++實現(xiàn)代碼.18. TC與BC++用戶界面程序設(shè)計 《Turbo CBorland C++用戶界面程序設(shè)計》（西安交通大學(xué)出版社 周升鋒 李立新 等著）的隨書軟盤.19. 用VB通過并口控制I2C總線.20. pcb封裝詳解.21. uClinux 下MicroWindows開發(fā)的電機(jī)控制平臺軟件和模擬示波器的雙路數(shù)據(jù)采集系統(tǒng)源碼.22. 51單片機(jī)PID計算程序.23. 詳細(xì)的介紹,以及其中庫函數(shù)的描述說明,用法等.24. 日本人設(shè)計的電子熱水瓶的全部嵌入式源碼,很好的實例.25. 一個極好的192*64LCD的C源代碼！.26. 51單片機(jī).27. 自啟動vxworks---一個自啟動vx程序的開發(fā)文檔 vx編程指南----vx的一些基本編程介紹和操作手冊 tornado ---- tornado使用手冊 linux內(nèi)核分析 ----- l.28. EasyARM 程序 RTC_TEST.29. EasyARM 程序 uart_TEST.30. EasyARM 程序 SPI_TEST.31. EasyARM 程序 I2C_TEST.32. 一個resist的程序.33. 在nios環(huán)境下的LCD的包括測試.34. nios 環(huán)境下的軟件編程.35. nios 的開發(fā)程序.36. 單片機(jī)與pc機(jī).37. uIP0.9版本.38. lwip1.0.0協(xié)議棧tcpip.39. lwip在ucos上的移植.40. 網(wǎng)友張巍提供的tcpip協(xié)議棧,是一個成功穩(wěn)定的以太網(wǎng)接口上的TCP/IP協(xié)議程序。里面包括有說明.
標(biāo)簽： 家 光盤 機(jī)械行業(yè) 標(biāo)準(zhǔn)
上傳時間： 2013-04-15
上傳用戶：eeworm
蟲蟲下載站版權(quán)所有 京ICP備2021023401號-1
