亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊(cè)

For-Win

  • Cadence guide for verilog

    Cadence guide for verilog

    標(biāo)簽: Cadence verilog guide for

    上傳時(shí)間: 2013-09-04

    上傳用戶:123454

  • 著名的游戲開發(fā)庫Allegro4.2.0 for DELPHI

    著名的游戲開發(fā)庫Allegro4.2.0 for DELPHI.rar

    標(biāo)簽: Allegro DELPHI for

    上傳時(shí)間: 2013-09-06

    上傳用戶:海陸空653

  • JTAG programmator for DSP TI

    JTAG programmator for DSP TI

    標(biāo)簽: programmator JTAG DSP for

    上傳時(shí)間: 2013-09-09

    上傳用戶:541657925

  • ATmega128 circuit for ORCAD

    ATmega128 circuit for ORCAD

    標(biāo)簽: circuit ATmega ORCAD 128

    上傳時(shí)間: 2013-09-10

    上傳用戶:xuanjie

  • Altium Designer 6 Training for FPGA

    Altium Designer 6 Training for FPGA,Software andSystemsDevelopmentEmbedded Intelligence Training

    標(biāo)簽: Designer Training Altium FPGA

    上傳時(shí)間: 2013-09-13

    上傳用戶:回電話#

  • Protel for Windows v1.5

    Protel for Windows v1.5 軟件為例來介紹一下高頻電路布線時(shí). Protel 軟件 能提供的一些特殊對(duì)策 ...Protel for WindowsV1.5 能提供16 個(gè)銅線層和4 個(gè). 電源層 合理選擇層數(shù)能大幅度降低印板尺寸能充分利用中間層來設(shè)置屏蔽 ...\r\n

    標(biāo)簽: Windows Protel 1.5 for

    上傳時(shí)間: 2013-09-20

    上傳用戶:子虛烏有

  • Proteus examples for fun!

    Proteus examples for fun!

    標(biāo)簽: examples Proteus for fun

    上傳時(shí)間: 2013-09-25

    上傳用戶:tianyi996

  • Verilog Coding Style for Efficient Digital Design

      In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

    標(biāo)簽: Efficient Verilog Digital Coding

    上傳時(shí)間: 2013-11-22

    上傳用戶:han_zh

  • State Machine Coding Styles for Synthesis

      本文論述了狀態(tài)機(jī)的verilog編碼風(fēng)格,以及不同編碼風(fēng)格的優(yōu)缺點(diǎn),Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concerning the origin of specific state machine types.This paper, "State Machine Coding Styles for Synthesis," details additional insights into statemachine design including coding style approaches and a few additional tricks.

    標(biāo)簽: Synthesis Machine Coding Styles

    上傳時(shí)間: 2013-10-15

    上傳用戶:dancnc

  • LT1017:Circuitry for Single Cell Operation

      Portable, battery-powered operation of electronic apparatushas become increasingly desirable. Medical, remotedata acquisition, power monitoring and other applicationsare good candidates for battery operation. In some circumstances,due to space, power or reliability considerations,it is preferable to operate the circuitry from a single 1.5Vcell. Unfortunately, a 1.5V supply eliminates almost alllinear ICs as design candidates. In fact, the LM10 opamp-reference and the LT®1017/LT1018 comparators arethe only IC gain blocks fully specifi ed for 1.5V operation.Further complications are presented by the 600mV dropof silicon transistors and diodes. This limitation consumesa substantial portion of available supply range, makingcircuit design diffi cult. Additionally, any circuit designedfor 1.5V operation must function at end-of-life batteryvoltage, typically 1.3V. (See Box Section, “Componentsfor 1.5V Operation.”)

    標(biāo)簽: Circuitry Operation Single 1017

    上傳時(shí)間: 2013-12-20

    上傳用戶:Wwill

主站蜘蛛池模板: 新乡市| 勐海县| 阳朔县| 聂荣县| 桓台县| 子长县| 喜德县| 荥阳市| 福海县| 和硕县| 南阳市| 白水县| 龙门县| 三明市| 隆尧县| 青川县| 会东县| 揭西县| 永济市| 吉木萨尔县| 什邡市| 博乐市| 西华县| 仪征市| 义乌市| 柳河县| 噶尔县| 宝山区| 潞西市| 河东区| 上林县| 玛曲县| 西林县| 松桃| 永和县| 呼伦贝尔市| 延川县| 寿宁县| 盐亭县| 乌鲁木齐县| 儋州市|