We would like to welcome you as a user of the Allegro CX, a rugged, handheld fi eld PC for data collection. Developed with the input of data collection professionals worldwide, the Allegro CX is adaptable and versatile for use in a wide variety of data collection ENVIRONMENTS. The Allegro CX continues to utilize our ergonomic, lightweight design that is standard in our line of Allegro Field PCs. This design makes your Allegro easy to use for extended periods while moving to and from data collection sites in the fi eld.
標(biāo)簽： allegro manual cx 教程
上傳時(shí)間： 2014-12-23
上傳用戶：gaojiao1999
The LTM4601 DC/DC μModule regulator is a completehigh power density stepdown regulator for up to 12Acontinuous (14A peak) loads. The device is housed ina small 15mm ¥ 15mm ¥ 2.8mm LGA surface mountpackage, thus the large power dissipation is a challengein some applications. This thermal application note willprovide guidelines for using the μModule regulator inambient ENVIRONMENTS with or without air fl ow. Loadcurrent derating curves are provided for several inputvoltages and output voltages versus ambient temperatureand air fl ow.
上傳時(shí)間： 2013-10-19
上傳用戶：bakdesec
Abstract: This application note discusses the development and deployment of 3G cellular femtocell base stations. The technicalchallenges for last-mile residential connectivity and adding system capacity in dense urban ENVIRONMENTS are discussed, with 3Gfemtocell base stations as a cost-effective solution. Maxim's 3GPP TS25.104-compliant transceiver solution is presented along withcomplete radio reference designs such as RD2550. For more information on the RD2550, see reference design 5364, "FemtocellRadio Reference Designs Using the MAX2550–MAX2553 Transceivers."
標(biāo)簽： Base-Station Applications Single-Chip Transceiver
上傳時(shí)間： 2013-11-07
上傳用戶：songrui
Prakash Rashinkar has over 15 years experience in system design and verificationof embedded systems for communication satellites, launch vehicles and spacecraftground systems, high-performance computing, switching, multimedia, and wirelessapplications. Prakash graduated with an MSEE from Regional Engineering College,Warangal, in India. He lead the team that was responsible for delivering themethodologies for SOC verification at Cadence Design Systems. Prakash is anactive member of the VSIA Functional Verification DWG. He is currently Architectin the Vertical Markets and Design ENVIRONMENTS Group at Cadence.
上傳時(shí)間： 2014-01-24
上傳用戶：xinhaoshan2016
Abstract: This application note discusses the development and deployment of 3G cellular femtocell base stations. The technicalchallenges for last-mile residential connectivity and adding system capacity in dense urban ENVIRONMENTS are discussed, with 3Gfemtocell base stations as a cost-effective solution. Maxim's 3GPP TS25.104-compliant transceiver solution is presented along withcomplete radio reference designs such as RD2550. For more information on the RD2550, see reference design 5364, "FemtocellRadio Reference Designs Using the MAX2550–MAX2553 Transceivers."
標(biāo)簽： Base-Station Applications Single-Chip Transceiver
上傳時(shí)間： 2013-11-05
上傳用戶：超凡大師
We would like to welcome you as a user of the Allegro CX, a rugged, handheld fi eld PC for data collection. Developed with the input of data collection professionals worldwide, the Allegro CX is adaptable and versatile for use in a wide variety of data collection ENVIRONMENTS. The Allegro CX continues to utilize our ergonomic, lightweight design that is standard in our line of Allegro Field PCs. This design makes your Allegro easy to use for extended periods while moving to and from data collection sites in the fi eld.
標(biāo)簽： allegro manual cx 教程
上傳時(shí)間： 2015-01-02
上傳用戶：zhangyi99104144
Prakash Rashinkar has over 15 years experience in system design and verificationof embedded systems for communication satellites, launch vehicles and spacecraftground systems, high-performance computing, switching, multimedia, and wirelessapplications. Prakash graduated with an MSEE from Regional Engineering College,Warangal, in India. He lead the team that was responsible for delivering themethodologies for SOC verification at Cadence Design Systems. Prakash is anactive member of the VSIA Functional Verification DWG. He is currently Architectin the Vertical Markets and Design ENVIRONMENTS Group at Cadence.
上傳時(shí)間： 2013-11-19
上傳用戶：m62383408
UnZip is a small zipfile extract utility. It is written to be assmall portable as possible and is intended to be starting point for im-plementation of .ZIP files in non-IBM ENVIRONMENTS.Source code is provided in C and Turbo Pascal. If you port this programto a non-IBM system, I would appreciate a copy of the ported source andexe files.
標(biāo)簽： is portable possible extract
上傳時(shí)間： 2014-01-20
上傳用戶：維子哥哥
UoB JADhoc is an AODV Implementation in Java. This is a GZIPed TAR file for the Linux/Unix ENVIRONMENTS.
標(biāo)簽： Implementation environme JADhoc GZIPed
上傳時(shí)間： 2014-01-15
上傳用戶：金宜
UoB JADhoc is an AODV Implementation in Java. This is a GZIPed TAR file for the Linux/Unix ENVIRONMENTS.
標(biāo)簽： Implementation environme JADhoc GZIPed
上傳時(shí)間： 2013-12-23
上傳用戶：sk5201314
蟲(chóng)蟲(chóng)下載站版權(quán)所有 京ICP備2021023401號(hào)-1
