學(xué)習(xí)mp3格式的好源碼A DSP-Based decompressor unit for high-fidelity MPEG-Audio over TCP/IP networks
標(biāo)簽: high-fidelity decompressor MPEG-Audio DSP-Based
上傳時間: 2016-04-03
上傳用戶:gaome
DSP-Based positioning data GPRMC extraction, NMEA-0183 data format and understanding of the basic working principle of GPS
標(biāo)簽: data understanding positioning extraction
上傳時間: 2013-12-19
上傳用戶:helmos
Hardware and firmware for a DSP based digital audio MP3 player with USB pen drive funtionality, using a 16-bit fixed point Texas Instruments TMS320 C55x DSP and CompactFlash card. This is an open source and open hardware MP3 player project.
標(biāo)簽: funtionality Hardware firmware digital
上傳時間: 2017-02-19
上傳用戶:bibirnovis
Control the 24 pulse inverter module dsp based
標(biāo)簽: inverter Control module pulse
上傳時間: 2017-03-26
上傳用戶:zycidjl
A DSP-Based Audio Signal Processor
標(biāo)簽: DSP-Based Processor Signal Audio
上傳時間: 2014-08-24
上傳用戶:FreeSky
在開放式數(shù)控系統(tǒng)結(jié)構(gòu)模型的基礎(chǔ)上,研究了基于ISA總線的DSP通信控制原理。采用中斷方式完成了PC機和DSP之間的通信。介紹了以DriverWorks為工具開發(fā)ISA設(shè)備WDM驅(qū)動程序的方法,探討了中斷處理、驅(qū)動程序與應(yīng)用程序之間的通信,簡要說明了驅(qū)動程序的安裝與調(diào)試。通過調(diào)試,系統(tǒng)設(shè)計運行穩(wěn)定。 Abstract: The ISA bus and DSP correspondence control principle is investigated in the basis of the existing open architecture numerical control system.The interrupt method is used to realize the communication between PC and DSP based on the ISA bus.The methods of WDM driver exploitation for ISA device using Driver Works are introduced.The main process of driver program and the keys such as handle interrupt and the communication between the drivers and application are presented.And how to debug and install the drive is explained.
上傳時間: 2013-11-04
上傳用戶:kang1923
針對使用硬件描述語言進行設(shè)計存在的問題,提出一種基于FPGA并采用DSP Builder作為設(shè)計工具的數(shù)字信號處理器設(shè)計方法。并按照Matlab/Simulink/DSP Builder/QuartusⅡ設(shè)計流程,設(shè)計了一個12階FIR 低通數(shù)字濾波器,通過Quartus 時序仿真及嵌入式邏輯分析儀SignalTapⅡ硬件測試對設(shè)計進行了驗證。結(jié)果表明,所設(shè)計的FIR 濾波器功能正確,性能良好。 Abstract: Aiming at the problems in designing DSP using HDL,a method of designing DSP based on FPGA which using DSP Builder as designed tool is pointed out.A 12-order low-pass FIR digital filter was designed according to the process of Matlab/Simulink/DSP Builder/QuartusⅡ, and the design was verified by the timing simulation based on QuartusⅡand practical test based on SignalTapⅡ. The result shows the designed filter is correct in function and good in performance.
標(biāo)簽: Builder FPGA DSP 數(shù)字信號處理器
上傳時間: 2013-11-17
上傳用戶:lo25643
針對運行中火車測速運用多普勒效應(yīng)采用DSP 設(shè)計雷達測速系統(tǒng)并闡述了其基本設(shè)計思想與工作原理給出系統(tǒng)硬件軟件設(shè)計結(jié)構(gòu)和原理圖改善了原有光電測速精度提高了系統(tǒng)工作穩(wěn)定性和可靠性經(jīng)實驗證明DSP 采集板工作穩(wěn)定測速效果好關(guān)鍵詞DSP; 雷達測速; 多普勒效應(yīng) On Board DSP-Based Radar Speed Measurement System TANG Wei, SUN Zhi-fang, CHEN Quan (Dept.of computer Science,Yangtze University,Jingzhou 434023,China)Abstract: This paper presents a DSP-Based train speed measurement by using Doppler radar. The structure of the system is introduced.The hardware and software are also discussed.Key words: DSP; rader speed measurement; doppler principle
標(biāo)簽: DSP 車載 系統(tǒng)設(shè)計 雷達測速
上傳時間: 2013-10-27
上傳用戶:003030
Gabor Transformation based on a Exocortex dsp d
標(biāo)簽: Transformation Exocortex Gabor based
上傳時間: 2013-12-17
上傳用戶:xwd2010
Prentice Hall - DSP With Fractals A Wavelet-Based Approach (Wornell)
標(biāo)簽: Wavelet-Based Prentice Approach Fractals
上傳時間: 2014-02-15
上傳用戶:zhyiroy
蟲蟲下載站版權(quán)所有 京ICP備2021023401號-1