欧美综合久久久,亚洲高清乱码,俺去了亚洲欧美日韩

Clock-calendar

this a clock routine written in asm langiuage

this a clock routine written in asm langiuage

標(biāo)簽： langiuage routine written clock

上傳時(shí)間： 2013-12-26

上傳用戶：cylnpy
用vhdl開發(fā)的up3 clock,可以在up3的led上顯示24小時(shí)制時(shí)分秒

用vhdl開發(fā)的up3 clock,可以在up3的led上顯示24小時(shí)制時(shí)分秒

標(biāo)簽： up3 clock vhdl led

上傳時(shí)間： 2016-08-01

上傳用戶：ynsnjs
clock on micro attyny2313 and pcf8583, and alarm

clock on micro attyny2313 and pcf8583, and alarm

標(biāo)簽： and attyny clock alarm

上傳時(shí)間： 2016-08-06

上傳用戶：6546544
clock QT編程的例子　如果需要還有很多．郵箱聯(lián)系

clock QT編程的例子　如果需要還有很多．郵箱聯(lián)系

標(biāo)簽： clock 編程

上傳時(shí)間： 2014-01-02

上傳用戶：sz_hjbf
clock program for all people use thanks!

clock program for all people use thanks!

標(biāo)簽： program people thanks clock

上傳時(shí)間： 2016-08-19

上傳用戶：wl9454
FM1702的例子程序 Chip type : ATmega16L Program type : Application Clock frequency : 7.372800 MHz Memo

FM1702的例子程序 Chip type : ATmega16L Program type : Application Clock frequency : 7.372800 MHz Memory model : Small External SRAM size : 0 Data Stack size : 256

標(biāo)簽： type Application frequency 7.372800

上傳時(shí)間： 2016-10-08

上傳用戶：chfanjiang
A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation

A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design example of C and Verilog.

標(biāo)簽： simulation Verilog writing clock

上傳時(shí)間： 2016-10-12

上傳用戶：王者A
Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖動(dòng)的可以參考.

Clock_Dithering_Verilog this is a Clock u_dither, 大家想要做Verilog去抖動(dòng)的可以參考.

標(biāo)簽： Clock_Dithering_Verilog u_dither Verilog Clock

上傳時(shí)間： 2013-12-09

上傳用戶：
CRC碼產(chǎn)生器與校驗(yàn)器程序 Features ： Executes in one clock cycle per data word Any polynomial from 4 to 32 b

CRC碼產(chǎn)生器與校驗(yàn)器程序 Features ： Executes in one clock cycle per data word Any polynomial from 4 to 32 bits Any data width from 1 to 256 bits Any initialization value Synchronous or asynchronous reset

標(biāo)簽： polynomial Features Executes clock

上傳時(shí)間： 2013-12-18

上傳用戶：Ants
just division the clock into 2

just division the clock into 2

標(biāo)簽： division clock just into

上傳時(shí)間： 2014-12-04

上傳用戶：zq70996813

<optgroup id="qwak2"></optgroup>