亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

optimization

  • this modified PSO algorithm can solve for constrained optimization problem

    this modified PSO algorithm can solve for constrained optimization problem

    標簽: optimization constrained algorithm modified

    上傳時間: 2017-09-12

    上傳用戶:nanshan

  • Differential Evolution for single variable function optimization!

    Differential Evolution for single variable function optimization!

    標簽: Differential optimization Evolution function

    上傳時間: 2017-09-13

    上傳用戶:lhc9102

  • quantized control via locational optimization

    quantized control via locational optimization

    標簽: optimization locational quantized control

    上傳時間: 2017-09-28

    上傳用戶:417313137

  • Transition-Time optimization for Switched-Mode Dynamical Systems

    Transition-Time optimization for Switched-Mode Dynamical Systems

    標簽: Transition-Time Switched-Mode Optimization Dynamical

    上傳時間: 2017-09-28

    上傳用戶:xinyuzhiqiwuwu

  • Optimization Modelling A Practical Approach

    Optimization Modelling A Practical Approach Ruhul A. Sarker Charles S. Newton

    標簽: 數學建模

    上傳時間: 2016-02-15

    上傳用戶:jh442755_1

  • Design Compiler optimization Reference Manual

    Design Compiler optimization Reference Manual

    標簽: Optimization Reference Compiler Design Manual

    上傳時間: 2019-04-03

    上傳用戶:zsx097

  • Telecommunications+optimization+heuristics

    Each of us is interested in optimization, and telecommunications. Via several meetings, conferences, chats, and other opportunities, we have discovered these joint interests and decided to put together this book.

    標簽: Telecommunications optimization heuristics

    上傳時間: 2020-06-01

    上傳用戶:shancjb

  • Creating Safe State Machines(Mentor)

      Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptable. For example, if the circuit powers up in an invalid state, or the circuit is in an extreme working environment and a glitch sends it into an undesired state, the circuit may never get back to its normal operating condition.

    標簽: Creating Machines Mentor State

    上傳時間: 2013-10-08

    上傳用戶:wangzhen1990

  • SJA1000 Stand-alone CAN contro

    The Controller Area Network (CAN) is a serial, asynchronous, multi-master communication protocol forconnecting electronic control modules, sensors and actuators in automotive and industrial applications.With the SJA1000, Philips Semiconductors provides a stand-alone CAN controller which is more than a simpleeplacement of the PCA82C200.Attractive features are implemented for a wide range of applications, supporting system optimization, diagnosisand maintenance.

    標簽: Stand-alone contro 1000 SJA

    上傳時間: 2013-11-18

    上傳用戶:yxgi5

  • Xilinx UltraScale:新一代架構滿足您的新一代架構需求(EN)

      中文版詳情瀏覽:http://www.elecfans.com/emb/fpga/20130715324029.html   Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture    The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications.   The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation.   Some of the UltraScale architecture breakthroughs include:   • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50%    • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability   • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization   • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard    • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets   • Greatly enhanced DSP and packet handling   The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.

    標簽: UltraScale Xilinx 架構

    上傳時間: 2013-11-13

    上傳用戶:瓦力瓦力hong

主站蜘蛛池模板: 肇源县| 尚义县| 莒南县| 凤凰县| 井研县| 乡宁县| 庆云县| 横峰县| 潼关县| 渝北区| 南岸区| 辽宁省| 吉安市| 长汀县| 澄迈县| 花莲市| 安达市| 阳春市| 竹山县| 微山县| 崇仁县| 新兴县| 砚山县| 佛教| 平乡县| 双牌县| 山西省| 新河县| 沁阳市| 云浮市| 新竹县| 威宁| 郧西县| 儋州市| 泰顺县| 阳春市| 沂源县| 甘谷县| 三亚市| 临漳县| 高安市|